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ABSTRACT 
A design technique, which is particularly suitable for 
designing filter banks, is proposed for high-speed realtime digital 
filtering. In this design technique, the use of a proposed frequency- 
sampling procedure results in a closed-form expression for a linear- 
phase equiripple passband structure which is further optimized by a 
proposed optimization procedure to yield a final optimum transfer 
function. Furthermore, the proposed design technique offers a 
reduction in hardware, even when implemented with existing approaches 
in hardware implementation. This is feasible via the modularity of 
the resultant design which allows both zero- and pole-sharing as well 
as realtime computations of filter coefficients, so as to reduce the 
storage requirement of, for instance, a filter bank implementation. 
In addition to the above proposed design technique, a hardware 
implementation of digital filters for high-speed realtime filtering 
has also been proposed. The proposed hardware implementation sloes 
not include "adds" and "multiplies" of conventional arithmetic units, 
but instead, employs an algorithm, which we have called the "Carry 
Brought Forward Compensation Scheme" (CBFCS), in order to implement a 
computational unit, which we have called the "Adderless-Multiplierless 
Unit" (AMU), to replace conventional arithmetic units, substituting 
table lookup for computation. Due to the rapidly increasing speed 
and capacity of semiconductor memory per unit of power dissipation, 
the proposed hardware implementation capitalizes on memory to offer 
significant reductions in cost and power consumption for the same 
speed of operation as that of existing approaches. In fact, the 
proposed "Carry Brought Forward Compensation Scheme" makes possible 
operational speeds which cannot be achieved by existing approaches by 
"sectioning" the carry propagation path which is the fundamental 
limitation in speed of all conventional processors. Furthermore, a 
generalized quantization noise model is subsequently proposed for the 
analysis of finite-word-length effects on the above proposed hardware 
implementation. Additionally, a finite-word-length demonstration 
processor was built to verify experimentally the proposed hardware 
implementation and to investigate the above generalized quantization 
noise model. The logic design of the above demonstration processor 
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is at system level and the resultant architecture is very suitable 
for large-scale-integration. Finally, results from simulations and 
experiments with the finite-word-length demonstration processor 
showed a satisfactory agreement between theory and practice as far 




ABSTRAC T ii 
CH IPTEP ONE : INTRODUCTION. 
1.1 Historical background. 1 
1.2 Advantages of digital filtering. 2 
1.3 Drawbacks of digital filtering. 3 
1.4 Optimum conditions for the application of digital 5 
filtering. 
1.5 Objective of the thesis. 5 
1.6 Ilan of the thesis. 7 
CII. 'IYTE;. TWO : T1EEORY AND DESIGN OF DIGITAL FILTFft. S. 
2.1 Theory of digital filtering. 9 
2.1.1 Introduction. 9 
2.1.2 Digital filter as an analogue counterpart. 
2.1.3 Relationship between discrete and continuous 13 
signals. 
2.1.4 The Sampling Theorem. 16 
2.2 A review of existing design philosophies of 18 
digital filters. 
2.2.1 Impulse Invariance Transformation. 19 
2.2.2 Bilinear Z Transform. 23 
2.2.3 The Matched Z Transform. 28 
2.2.4 Frequency transformations. 28 
2.2.5 Magnitude-squared function design. 31 
2.2.6 Time domain direct design of 1111 digital filters. 33 
2.2.7 Linear programming design of TIE filters. 34 
2.2.8 Optimization methods for designing IM filters. 35 
2.2.9 Window technique. 36 
2.2.10 Frequency sampling design. 39 
2-2-11 General comments and conclusions. 42 
CHAPTER Tffl EE: A NOVEL DESIGN TECHNIQUE OF DIGITAL FILTERS FOIL 
ITIGII-SPEI: I) ! LLALTIME FILTEILING. 
3.1 Introduction. 44 
3.2 Linear phase frequency response approximation 49 
technique using; optimal elemental filters. 
V 
3.2.1 The infinite structure. 50 
3.2.2 Phase modification. 54 
3.2.3 Ripple analysis. 58 
3.2.4 Truncation of the infinite passband into finite 61 
passbands- a general design model. 
3.2.5 The effect of transition pole-pairs. 64 
3.2.6 Optimization. 67 
3.3 Zero-sharing property. 73 
3.4 Pole-sharing property in filter bank implementation. 75 
3.5 Comments on conventional realization schemes for the 77 
proposed design technique. 
3.6 Realtime calculations of filter coefficients. 83 
3.7 The choice of sampling frequency. 84 
3.8 Concluding remarks. 85 
CHAPTE R FOUR: A REVIEW OF CONTEMPORARY HARDWARE 
IMPLEMENTATIONS OF DIGITAL FILTERS. 
4.1 Introduction. 89 
4.2 Hardware implementations using conventional 91 
multipliers and adders. 
4.3 Replacement of multipliers by memory technique. 93 
4.3.1 Byte-sliced technique in ROM multiplication. 94 
4.3.2 Bit-sliced technique in ROM multiplication. 07 
4.4 Replacement of adders by memory technique. 103 
4.5 Concluding remarks. 104 
CHAPTER FIVE: A NOVEL HARDWARE IM1'LEM1 1TaTION OF DIGITAL 
FILTERS FOR HIGH-SPEED REALTIME FILTERING. 
5.1 Introduction. 106 
5.2 The "Carry Brought Forward Compensation Scheme" (CDFCS). 107 
5.3 Implementation of a general second-order difference 116 
equation by the "Carry Brought Forward Compensation 
Scheme" (CBFCS). 
5.3.1 Introduction. 116 
5.3.2 A serial-mode implementation of the CDFCS. 121 
5.3.3 A parallel-mode implementation of the CBFCS. 127 
5.4 Implementations of high-order and multiplexed filters. 141 
3.5 Conclusion and a comparison with existing hardware 14() 
implementations of digital filters. 
vi 
CHAPTER SIX: ERROR ANALYSIS OF THE P1W'OSED IIAItDWAIIE 
IMPLEMENTATION. 
6.1 Introduction. 154 
6.2 Signed fixed-point representation of parameters in the 154 
proposed hardware implementation. 
6.2.1 Effect of two's complement truncation. 155 
6.2.2 Effect of two's complement rouinding. 157 
6.3 Effect of input quantization on the proposed hardware 159 
implementation. 
6.3.1 Interrelationship between signal-to-noise ratio and 161 
input quantization. 
6.4 Coefficient quantization in the proposed hardware 163 
implementation. 
6.4.1 Errors due to coefficient quantization in the proposed 165 
design technique for realtime digital filters. 
6.4.2 A quantized design procedure. 166 
6.5 A discrete roundoff noise raodel for product quantization 171 
in the proposed hardware implementation. 
6.6 A generalized quantization noise model. 177 
6.7 Dynamic range constraints in the proposed hardware 186 
implementation. 
6.8 Limit cycle behaviour in the proposed hardware 191 
implementation. 
6.8.1 Overflow oscillations and the use of Saturation 200 
Arithmetic. 
6.9 Conclusion. 201 
CHAPTER SEVEN : LOGIC DESIGN AND CONSTRUCTION OF A DEMONSTRATION 
PROCESSOR AND ITS INTERFACING WITH ITS ASSOCIATED 
PERIPIIEItAL UNITS. 
7.1 Introduction. 205 
7.2 The control and timing unit (CTU). 211 
7.3 The input port (II') . 222 
7.4 The CI3FCS memory. 225 
7.5 The register ItA 230 
7.6 The true-complementer (TC). 232 
7.7 The "Adderless-Multiplierless Unit" (AMU). 233 
7.8 The register IZB 236 
vii 
7.9 The "End-Overflow Correction Unit" (EOCU). 236 
7.10 The rounding unit (im) . 242 
7.11 The "Compensation Units" CUJ' and CU". 244 
7.12 The "Overflow Detection And Saturation Arithmetic 250 
Unit" (LIDSAU). 
7.13 The output port (OP). 257 
7.14 The "Selective Rounding Unit" (SAU). 267 
7.15 Interfacing the demonstration processor. 272 
7.15.1 Introduction. 272 
7.15.2 The band-limiting lowpass filter and buffer amplifier. 272 
7.15.3 The bipolar analogue-to-digital converter (A /D). 273 
7.15.4 The bipolar digital-to-analogue converter (I)/A). 281 
7.15.5 The reconstruction lowpass filter and buffer amplit'ier. 283 
7.16 Conclusion. 286 
CHAPTER r., IGHT RESULTS, ANALYSES NI) DISCUSSIONS. 
8.1 Introduction. 287 
8.2 Time domain responses. 293 
8.2.1 Experimental impulse responses of some bandpass filters. 293 
8.2.2 Some simulated impulse responses pertinent to 324 
section 8.2.1. 
8.2.33 Limit cycle analysis. 339 
8.2.4 Further experimental impulse responses. 342 
8.2.5 Simulated impulse response pertinent to section 8.9.4. 349 
8.2.6 Experimental results pertinent to the application of 356 
the proposed "Selective Pounding scheme". 
8.3 Frequency domain responses. 362 
8.3.1 Experimental frequency responses of a bnndpfiss filter 363 
and its constituent elemental filters. 
8.3.2 Simulated frequency responses pertinent to section 370 
8.3.1. 
8.3.3 Analysis of finite-word-length effects pertinent to 378 
section 8.3.2. 
8.3.4 Simulated frequency responses of it high-frequency 381 
bandpass filter. 
8.4 Conclusion. 388 
viii 
CHAPTER NINL: SUGGESTIONS FOIL FUTURE WORK _0ND . ýI'1 LIC . T10NS 
9.1 Suggestions for future work. 389 
9.2 Suggestions for applications of the proposed design 394 
technique for r ealtime digital filters. 
9.2.1 Applications in digital spectrum analysis. 394 
9.2.2 Application in channel vocoders. 395 
9.2.3 Application in FM-CW radar signal processing. 397 
9.3 Suggestions for applications of the proposed "Carry 398 
Brought Forward Compensation Scheme" (CBFCS). 
9.3.1 Application of the proposed "Carry Brought Forward 399 
Compensation Sc heme" (CBFCS) in the hardware 
implementation of a Fast Fourier Transformer. 
CHAPTER TEN: CONCLUSION. 404 
APPENDIX A. 408 
APPENDIX B. 411 





1.1 HISTORICAL BACKGROUND: (1), (2), (3) 
In general, one can speak of a digital 
filter as a computational process or algorithm by which a digital 
signal or a sequence of quantized numbers, acting as an input signal 
xn, is transformed by some well-defined rules into a second sequence 
of quantized numbers, termed the output digital signal yn (9). The 
algorithm may be implemented in software as a computer subroutine 
for a general-purpose computer, or in hardware as a special-purpose 
processor. The term digital filter is then specifically applied to 
the particular routine in execution or to the dedicated digital 
hardware. 
While seismologists made notable use of digital filter concepts 
to solve many interesting problems, it was not until the mid-1g60's 
that a more formal theory of digital filtering began to emerge. By 
the late 1960's, digital filters have acquired a good deal of 
attention, owing to the advent of low-cost large-scale-integration 
(LSI) digital circuits and logic hardware, and the fact that digital 
filtering has distinct advantages over conventional analogue means. 
In fact, nowadays, digital filtering has been placed in a stance of 
growing importance due to its attractive processing power and the 
rapid advances in digital semiconductor technology. 
Besides its application in seismology, digital filtering has 
also applications in other fields, for instance, in speech research 
and processing. In the early 1970's, L. ]t. Rabiner et. al. at the Bell 
Telephone Laboratories built a digital formant speech synthesizer 
which consisted of a number of digital filters (4). Since then the 
unit has been a satisfactory working, example of the use of digital 
filtering. The advantages of this digital formant synthesizer over 
conventional analogue formant synthesizers include a precise control 
over centre frequencies and bandwidths of the resonators in the 
synthesizer, stability and reliability of the hardware, light weight, 
small size and low power consumption (4). 
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1.2 ADVANTAGES OF DIGITAL FILTERING: 
The advantages of the digital 
formant synthesizer mentioned in the previous section are inherent 
in the use of digital filtering. In this section, we shall outline 
the main advantages of digital filtering as below: 
(a) Programmability: The characteristics of a digital filter are 
entirely selected by the filter coefficients supplied to the 
filtering unit. Consequently, the same set of digital hardware 
in the filtering unit can be programmed into practically any 
type of filter characteristic while no other changes are required. 
Hence, the digital filter is, in this sense, a versatile and 
universal filtering unit. Furthermore, the filter coefficients 
are easily and readily implemented. 
(b) Multiplexibility: In situations where the input bit rate 
(sampling rate times bits per sample) is significantly below the 
capability of the digital hardware used, a digital filter can be 
time-division-multiplexed to utilize the digital hardware more 
efficiently and cost-effectively. Additionally, digital 
multiplexers are readily implemented and much more economical 
than their analogue counterparts. 
(c) Stability, Reliability and Repeatability: Provided a set of 
stable filter coefficients are supplied by a suitable design, the 
characteristics of a digital filter are completely stable, having 
no drift whatsoever under any circumstances (e. g. temperature 
variations, mechanical vibrations etc. ). Thus, a digital filter 
is as reliable as the integrated circuits of which it is made. 
Since there is no drift, the performance of a stable digital 
filter is always repeatable. 
(d) Accuracy: In general, digital filters can achieve frequency 
responses closer to ideal specifications than their analogue 
counterparts in many circumstances. The overall accuracy largely 
depends on the dynamic range of the filter variables and the 
word length of the filter coefficients. This can be increased 
at the expense of extra hardware. Thus, a tradeoff between 
accuracy and the resultant speed of operation achievable. 
(e) Testability: Since a digital filter is in essence a logic unit, 
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it is very simple to test with a logic state analyzer. Also, 
debugging is simplified with the help of some built-in test 
programmes. Moreover, as there is no drift, there is no need 
for tuning, setting-up or alignment of components, and very 
little parametric testing. Thus, maintenance of a complex 
filtering unit becomes extremely straightforward and economical 
in comparison with many traditional analogue filtering units. 
(f) Size and Ruggedness: In general, a digital filter has small size 
and light weight advantages over other systems. It is especially 
advantageous at very low frequencies when analogue components 
become very bulky. It is fully solid-state, and as such, it is 
extremely robust. 
(g) Low-cost: This is normally a feature of a digital filter. As 
large-scale-integration (LSI) circuits are rapidly coming down 
in price, the cost of digital filtering will correspondingly be 
decreased, and in future, complicated digital filtering systems 
are likely to be available in LSI chips as standard off-the-shelf 
items. 
In addition to the above, there is usually the benefit of low 
power consumption due to the multiplexibility of a digital filter as 
explained in (b) above and large-scale-integration of many digital 
hardware. Having mentioned the advantageous side of the use of 
digital filtering, we hasten to add that there are invariably certain 
snags in some circumstances where existing analogue means still apply 
or dominate. 
1.3 DRAWBACKS OF DIGITAL FILTERING: 
In this section, we shall outline 
some drawbacks in the use of digital filtering as follows: 
(a) Operational Speed: Present day signal processing at microwave 
frequencies is pre-dominated if not exclusively performed by 
analogue means, though there has been recently reported some 
advances in microwave gigabit logic circuits (5), (6), (7). Thus, 
as far as signal processing at microwaves is concerned, digital 
filtering is at present very much handicapped in comparison with 
existing analogue means. Furthermore, going up in speed in 
digital filtering often involves parallel processing which implies 
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a corresponding increase in hardware cost, thereby rendering 
the use of digital filtering at high frequencies less attractive. 
In short, the operational speed of digital filters at present is 
very much limited and restricted by technology. 
(b) Processing Bandwidth: A digital filtering unit capable of 
processing a signal with a large bandwidth can be multiplexed to 
process a bank of channels of smaller bandwidths. In this mode 
of operation, a high-speed filtering unit is cost-effectively 
employed to implement a large number of low-speed channels. 
However, when all the channels to be processed are wideband and 
operate at high speeds, comparable to that of the filtering unit, 
then the financial benefit of the multiplexibility of the use of 
digital filtering is lost. It is seen that the present issue is 
closely related to the operational speed of a digital filter as 
explained in (a) above. 
(c) Coefficient Storage: If a large number of channels are required 
in a processing system and the filtering is to be implemented by 
means of a time-division-multiplex general-purpose filtering unit, 
then a correspondingly large amount of memory is needed to store 
the fixed filter coefficients, unless an algorithm is available 
to calculate the required coefficients in realtime. Therefore, 
in the former case, the cost of excessive memory requirement may 
be prohibitive, despite the fact that. semiconductor memory is 
rapidly going down in price at present. 
(d) Limitations of Analogue-to-Digital Converter: Due to present day 
technological limitations, the cost and speed of analogue-to- 
digital converters for high-frequency processing purposes have 
set a ceiling for the area of the applications of digital 
filtering. Moreover, in replacing an otherwise analogue system, 
additional costs in analogue-to-digital conversions and vice 
versa, plus all essential interfacing, may offset the previously 
mentioned advantages of the use of digital filtering. However, 
this situation will be changed in future when large-scale- 
integration (LSI) can produce high-speed analogue-to-digital 
converters at a relatively low cost. Hence, the present issue 
is technology-dependent. 
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1.4 OPTIMUM CONDITIONS FOR THE APPLICATION OF DIGITAL FILTERING: 
In this section, we shall consider some optimum conditions (8) 
for the application of digital filtering. These conditions can be 
briefly summarized as follows: 
(a) When the necessary analogue-to-digital conversion and/or digital- 
to-analogue conversion are already provided or are unnecessary 
as in the case of a pure digital environment. 
(b) When a number of signals have to be filtered identically, thus 
allowing the processing hardware to be multiplexed. 
(c) When filtering at extremely low frequencies where analogue 
components become bulky and inaccurate due to drift. 
(d) When it is possible to simplify the processing task or reduce 
the cost of processing. 
(e) When properties peculiar to digital filters enable systems to be 
implemented which cannot easily be realized with analogue means. 
(f) When a general-purpose computer is already available so that a 
digital filter can be implemented via software. This often 
serves the purpose of simulation work and other off-line non- 
realtime applications, although on-line realtime tasks are 
sometimes feasible at very low frequencies. 
1.5 OBJECTIVE OF TILE THESIS: 
Despite the vast amount of research in, and the growing 
importance of digital filters, digital filtering has not fully come 
of age, let alone achieving a widespread use or mass production. 
Until recent years, the implementation of digital filters has been 
constrained by technology to mainly applications off-line using the 
versatile general-purpose computer. High-speed special-purpose 
processors have been built in some circumstances for realtime signal 
filtering using expensive high-speed digital hardware which makes 
these processors and the application of digital filtering unattractive 
if not cost-prohibitive. 
One of the reasons that contributes to the above mentioned 
situation is the lack of a suitable technology which is both fast and 
cost-effective. Another seemingly apparent reason will be the absence 
of an efficient design technique for realtime digital filtering at 
high speeds which can provide a reduction in the amount of computation 
6 
(and hence the volume of hardware) required. An equally important 
fact which has impaired the application of digital filtering is that 
existing approaches in the hardware implementation of digital filters 
have not been very successful in reducing the cost of digital 
filtering. Consequently, the main objective of this thesis is to 
propose a novel design technique and hardware implementation of 
digital filters for high-speed realtime filtering, in alleviation of 
the above mentioned situation. 
In the proposed design technique, which is particularly suitable 
for designing filter banks, the use of a proposed frequency-sampling 
procedure results in a closed-form expression for a linear-phase 
equiripple passband structure which is further optimized by a proposed 
optimization procedure to yield a final optimum transfer function. 
Furthermore, the proposed design technique offers a reduction in the 
amount of computation (and hence the volume of hardware) required, 
even when implemented with existing approaches, in the implementation 
of digital filters. This is feasible via the modularity of the 
resultant design which allows both zero- and pole-sharing as well its 
realtime computations of filter coefficients, so as to reduce the 
storage requirement of, for instance, a filter bank implementation. 
Aimed at cost reduction and speed improvement, the proposed 
hardware implementation of digital filters for high-speed realtime 
filtering does not include "adds" and "multiplies" of conventional 
arithmetic units. But instead, it employs a proposed algorithm, which 
we have called the "Carry Brought Forward Compensation Scheme" (CBFCS), 
in order to implement a proposed computational unit, which we have 
called the "Adderless-Multiplierless Unit" (AMU), to replace existing 
conventional arithmetic units, substituting table lookup for 
computation. Due to the rapidly increasing speed and capacity of 
semiconductor memory per unit of power dissipation, the proposed 
hardware implementation capitalizes on memory to offer significant 
reductions in cost and power consumption for the same speed of 
operation as that of existing approaches. In fact, the proposed 
"Carry Brought Forward Compensation Scheme" (CDFCS) makes possible 
operational speeds which cannot he achieved by existing approaches by 
"sectioning" the carry propoagation path in the basic operation of 
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a conventional adder, which is the fundamental limitation in speed 
in all conventional processors. 
Furthermore, s generalized quantization noise model is 
subsequently proposed for the analysis of finite-word-length effects 
on the above proposed hardware implementation. . additionally, a 
finite-word-length demonstration processor was built to verify 
experimentally the proposed hardware implementation and to further 
investigate the above generalized quantization noise model. The 
logic design of the above demonstration processor is at system level 
and the resultant architecture is very suitable for large-scale- 
integration (A suitable candidate would he CMOS on Sapphire which 
promises high volume yield and speed of operation). Finally, results 
from computer simulations and experiments with the finite-word-length 
demonstration processor showed a satisfactory agreement between theory 
and practice as far as the finite accuracy of the processor allowed. 
1.6 I'LAN OF THE THESIS: 
A digital filter is first defined in the 
introductory chapter, followed by a brief historical background of 
digital filtering. 11so, in this chapter, the advantages and 
drawbacks of the use of digital filtering are discussed thoroughly, 
thus leading to a set of optimum conditions for the application of 
digital filtering. The objective of the present thesis is also made 
clear at an early stage. Chapter two reviews the general theory and 
design techniques of existing digital filters. The relationship 
between analogue and digital filtering has been discussed, while 
comments on the above existing techniques have been given wherever 
appropriate. Chapter three discusses the proposed design technique 
of digital filters for high-speed fi? tering. The important concepts 
leading to the development of the proposed design technique have also 
been thoroughly discussed. Chapter four reviews existing hardware 
implementations of digital filters and their limitations. Chapter 
five introduces the proposed hardware implementation of digital filters 
for high-speed filtering which is meant to overcome the limitations 
of existing approaches. This chapter concludes with a critical 
comparison between the proposed hardware implementation and existing 
approaches with special reference to the cost, speed and power 
S 
consumption factors in the hardware implementation of digital filters. 
Chapter six introduces the effects of the use of finite word lengths 
on the proposed hardware implementation discussed in chapter five. 
A generalized quantization noise model is subsequently proposed for 
the error analysis of the proposed hardware implementation. This 
chapter also includes comparisons of the various aspects of noise 
performance between the proposed approach and existing approaches 
wherever appropriate. Chapter seven presents a logic design of a 
demonstration processor wherein lies a number of design aspects to 
which special techniques have been applied. This logic design is at 
system level so that a minimum number of logic gates have been used, 
and power consumption reduced. The resultant design has been biased 
towards a modular architecture which is very suitable for large- 
scale-integration. Chapter eight presents experimental results and 
simulation results of filters designed by the proposed design 
technique discussed in chapter three. The resultant noise 
performance is then compared with the predictions by the proposed 
generalized noise model discussed in chapter six. Since the above 
filters tested have been design by the proposed design technique, 
the results obtained in this chapter can then be compared with the 
theoretical predictions in chapter three. Chapter nine suggests 
some future work and applications of the proposed design technique 
and hardware implementation of digital filters for high-speed 
filtering while chapter ten concludes the present work. 
9 
CHAPTER TWO 
THEORY AND DESIGN OF DIGITAL FILTERS 
2.1 THEORY OF DIGITAL FILTERING: (9) 
2.1.1 INTRODUCTION: 
In the previous chapter, a digital filter has been defined as 
a computational process or an algorithm which can be implemented in 
computer software or digital hardware. The term digital implies 
that the time and amplitude variables of a digital filter are 
quantized. A digital filter therefore works in discrete-time with 
its signals represented as sequences of quantized numbers which can 
only take on a finite set of discrete values. These signals are 
normally digitized by some well defined rules or numeric 
representations, and are thus limited to a finite precision due to 
quantization. Figure 2.1.1 depicts the block diagram 
representation of a general digital filter. 
QUANTIZED DIGITAL QUANTIZED 
INPUT xn FILTER OUTPUT yn 
FIG: 2.1.1 BLOCK DIAGRAM REPRESENTATION 
OF A GENERAL DIGITAL FILTER 
In this section, we shall first discuss the theory of digital 
filtering as an analogue counterpart, prior to reviewing the 
techniques used in existing digital filter designs. Since the Z 
Transform plays a role in the discrete-time system theory analogous 
to that of the Laplace Transform in continuous-time system theory, 
its theory and derivation are given in appendix A. 
2.1.2 DIGITAL FILTER AS AN ANALOGUE COUNTERPART: (10), (11), (12) 
The concepts employed to describe, analyse and synthesize 
digital filters are analogous to those used in the analogue domain. 
For instance, a digital filter can be characterized by its impulse, 
frequency and phase responses in just the same way as an analogue 
filter is characterized by its input/output characteristics. 
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In the analogue domain, a linear filter is completely defined 
if either its impulse response h(t) or its frequency response II(s) 
is known. If an analogue signal x(t) is impressed on the input of 
the filter, the resultant output signal y(t) can be found from the 
convolution of x(t) and h(t) via the convolution integral in the 
time domain, viz., 
y(t) =f x(t-T). h(1-)d't (2.1.1) 
The output spectrum Y(s) is given by the Laplace Transform as 
Y(s) - y(t). e'stdt 
10 (2.1.2) 
Alternatively, if Y(s) is known, y(t) can be found by the Inverse 
Laplace Transform as 
Y(t) =2 Y(s). estd8 (2.1 . "5) 
where a is the Laplacian variable in the s-plane. 
On the other hand, the frequency spectrum of the output signal 
Y(s) can be expressed as the product of the spectrum of the input 
signal X(s) and the transfer function li(s) of the filter. Conversely, 
if a particular output spectrum is desired in response to a given 
input, the filter response can be found from 
H(S) =x Ts) 
(2.1.4) 
and can be synthesized from analogue components. 
In the digital domain, the convolution equation relating the 
digital output yn to the digital input xn and impulse response hn 
is simply a summation 
00 
yn k= oo Xn-k' 
hk (2.1 .5) 
00 
or y(nT) ° kk 
((n-k)T). h(kT) (2.1.6) 
When the sampling instants are equidistant. 
The output digital spectrum is given by the Z Transform as 
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oo 
Y(z) = -n n=o 
yn. z (2.1.7) 
Alternatively, if Y(z) is known, yn can be found by the Inverse 
Z Transform as 
yn . 
ýý 
Y(a). z°-1dz J 
(2.1.8) 
where C is a closed contour within the regions of convergence 
of the power series in equation (2.1.7 and enclosing the origin. 
The complex variable z is known as the Standard Z Transform 
variable in the z-plane. 
If the input spectrum X(z) and the output spectrum Y(z) are 
known, the frequency response of the digital filter is 
ZT(z) Y(Z) Rz 
(2.1.9) 
and can be synthesized using digital hardware. 
In addition to the above, the analogue transfer function 
of an analogue filter is related to its impulse response by the 
transform pair 
1i(S) =rti(t). e-grat (2.1.10) 
h(t) = 2T, '«0) . estds 
(2.1.11) 
and the digital transfer function of a digital filter being 
related to its impulse response by the transform pair 
co 




11(z). zn-1 dz ( 2.1.13 ) J 
The operation of analogue filtering can also be described by 
a relevant differential equation, 
00 akx(t) z kY t Y(t) k=o a k. -k + k=1 bk. ötk 
(2.1.14 
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while the analogue filter itself being a physical realization of 
the differential equation and the filter output is thus the 
solution of that differential equation when it is excited by an 
input signal. However, the discrete digital version of the 
continuous analogue differential equation is known as the 
difference equation, which becomes the analogue differential 
equation when the finite differences tend to zero i. e. the 
sampling rate tends to infinity. Thus the digital filter can 
be regarded as a physical realization of the difference equation 
with its output being the solution of the difference equation 
when excited by an input signal. 
In general, a digital filter may be represented by a linear 
difference equation as follows: 
00 ro 
r yn = k=o ak. xn-k + k=1 
bk'yn-k (2.1.15) 
which states that the present output yn is found by scaling and 
then adding the present input xn and previous inputs x n-k 
and 
outputs yn-k. The order of the difference equation is said to be 
oo, as in the case of the above analogue equation (2.1.14). 
Furthermore, digital filters can be broadly divided into two 
types (a) on the basis of realization and (b) on the basis of their 
impulse responses. When describing digital filters on the basis 
of their reali"iations, the following terms are used: 
(i) A recursive filter is a discrete-time filter which is realized 
via a recursion relation i. e. the output samples of the filter 
are explicitly determined as a weighted sum of the past output 
samples as well as past and/or present input samples. For 
instance, via the feedback relationship 
yn =aoxn+a1. x n-1 +a2. x n-2 -b1. 
yn-1 - b2 . yn-2 
(2.1.16) 







-1 +ai. z + a0 
-1 +bl. z +1 (2.1.17) 
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(ii) A nonrecursive filter is a discrete-time filter for which the 
output samples of the filter are explicitly determined as a 
weighted sum of past and present input samples only. For 
instance, the nonrecursive relationship 
yn = ao. xn + al. xn-1 + a2. xn-2 
(2.1.18 
A nonrecursive filter is also known as a transversal filter. 
The transfer function for the above second-order difference 
equation is 
11(z) = a0 + a1. z-1 + a2. z-2 
(2.1.19) 
When describing digital filters on the basis of their impulse 
responses, the following terms are used: 
(i) A finite impulse response (FIR) filter is a filter whose 
impulse response hn is zero outside some finite limits i. e., 
hn=U, for n>NI and n<N2 with NI> N2. 
(ii) An infinite impulse response (IIR) filter is a filter for 
which either N1=ooor N2=-Door both in (i). Thus the duration 
of the impulse response of the digital filter is infinite. 
It should be noted that the terms recursive and nonrecursive 
are recommended as descriptions for how a filter is realized and 
not whether or not the impulse response of the filter is of finite 
duration. Although IIR filters are generally realized recursively 
and FIR filters are generally realized nonrecursively, IIR. filters 
can be realized nonrecursively while FIR filters can also be realized 
recursively. 
2.1.3 RELATIONSHIP BETWEEN DISCRETE AND CONTINUOUS SIGNALS: (9)-(13) 
If a sequence arises as a result of periodic sampling of a 
continuous-time signal x(t), that is x(nT)=x 
n 
where T is the 
sampling period, then X(z), the Z Transform of x(t), is related 
to X(s), the Laplace Transform of x(t) by the relationship 
o0 
X(Z)IZ3QST - ný 
x(nT). e-snT 
oýo 1 X(5+ýý21Tk) (2.1.20) T k=-oo T 
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" The above reletionship can be arrived at by considering the 
ideal sampling process by an impulse train. The ideal impulse 
sampler is shown in figure 2.1.2 below: 
x(t) ýý ---Ie III" 
T 
FIG: 2.1.2 IDEAL IMPULSE SAMPLER 
The sampling function, 
00 
s(t) =1 
: J(t-kT) (2.1.21 
is a periodic train with a Fourier series representation 
W 
s(t) =c eJk 
t (2.1.22) 
where c. s =27T/T is the sampling rate, while 
C =? 




coo j Therefore 8(t) _11 Pst e T k=-oo 
ono 






COO Tk-vo j. 2TI") 
which is equation (2.1.20). 
This relationship implies that the s-plane and the z-plane 
are inter-related in a many-to-one manner and not by a one-to-one 
mapping. The s-plane is'seen to be divided into an infinite 
number of horizontal strips of width 27T%T, each of which maps 
into the entire z-plane under the mapping z=esT. The contributions 
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from individual strips are added together to produce X(z) as shown 

















Re z-plane (z-ea+jo) 
FIG: 2.1.3 RELATIONSHIP OF THE S-BLANE AND TIIE Z-PLANE AS 
SHOWN BY THE MAPPING z-eS. 
T 
In the above figure, the analogue frequency variable has been 
designated fl in the s-plane while the digital frequency variable 
16 
has been designated w in the z-plane, to conform with notations 
adopted in current literature in digital filtering. Furthermore, 
the point z=1+j0 is often casually referred to as the d. c. point 
since it corresponds to the point s-0 in the s-plane. 
It is further noticed that the left half of each s-plane 
strip maps into the interior of the unit circle, while the right 
half of each s-plane strip maps into the exterior of the unit 
circle. The imaginary axis of the s-plane maps onto the unit 
circle in the z-plane in such a manner that each segment of length 
2TT/T is mapped once around the unit circle which has the equation 
ejwT = coswT + sinwT (2.1,23) 
For instance, the points fl =+lr/2T on the jfl-axis are mapped onto 
the points z=O+jl on the unit circle, while the pointf2a n/T is 
mapped onto the point z=-1+j0 in the z-plane. 
One significant difference between continuous-time analogue 
and discrete-time digital systems arises here - digital systems 
have pole-zero patterns which are periodic in frequency along the 
w-axis as indicated by equation (2.1.20). The repetition of the 
analogue spectrum X(s) is a result of the essential sampled-data 
representation of the analogue signal x(t), and occurs at intervals 
of 1/T hertz where T is the sampling interval. 
Finally, to conclude this section, it is worth pointing out 
that a link between continuous-time analogue and discrete-time 
digital systems is provided by the Sampling Theorem which is the 
topic of interest in the next section. 
2.1.4 THE SAMPLING THEOREM: 
From the discussion in the previous section, we notice that 
sampling a continuous-time analogue signal x(t) introduces the 
effect of "Frequency Aliasing" as depicted in figure 2.1.4. This 
effect is predicted by the Sampling Theorem which states that: 
(a) If an analogue signal x(t) contains no frequency higher thanfl, 
it is then completely determined by the values of its magnitudes 
at a series of sampling instants less than 7T/C) seconds apart, 
where c. ý >2fis the sampling frequency and T is the period. This 
will apply to analogue signals containing frequencies in the 
range from 0 toff. 
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(b) If the analogue frequency spectrum X(s) being sampled does not 
begin from zero frequency, then a more general form of the 
Sampling Theorem will apply. This states that if an analogue 
signal x(t) is bandlimited to a bandpass spectrum which extends 
from Q, to 0l in frequency, then the minimum sampling frequency 















FIG: 2.1.4 EFFECT OF FREQUENCY ALIASING ON THE 
DIGITAL FREQUENCY SPECTRUM 
Figure 2.1.4a shows the spectrum of an analogue signal which 
is sampled at a frequency , j, =2 n/T as shown in figure 2.1.4b. The 
resultant sampled digital spectrum is an aliased version of the 
original analogue spectrum as shown in figure 2.1.4c. Therefore, 
in view of the above mentioned facts, it is essential to bandlimit 
the analogue signal x(t) by a sharp cutoff lowpass filter with a 
cutoff frequency at(),, where fl is less than or equal to half the 
sampling frequency Wt, before sampling it to form xn, the equivalent 
digital sequence which will then be alias-free and preserving all 
the information contained in x(t). This is depicted in figure 2.1.9 
where the sampling frequency is set at 4s-2 fl. 







FIG: 2.1.5 SAMPLED SPECTRUM OF AN IDEAL BANDLIMITED 
ANALOGUE SIGNAL WITH SAMPLING RATE ws= ZI 
CA) 
Figure 2.1.5a shows the ideal bandlimited analogue spectrum 
and figure 2.1.5b shows the alias-free sampled spectrum. The 
repetitive nature of the resultant digital spectrum X(e'i`aT) is 
obvious in figures 2.1.4 and 2.1.5. This is fundamental in all 
digital filter designs. In the next section, we shall review and 
comment on existing design philosophies of digital filters. 
2.2 A REVIEW OF EXISTING DESIGN PHILOSOPHIES OF DIGITAL FILTERS: 
An important class of techniques for designing digital 





4 ii.. Z 
ýlSý = 




iZ b1 . s' i 
(s+di) 1+ li: b.. z-i 1 =l 
(2.2.1) 
As a matter of fact, digital filters with Infinite Impulse Response 
(IIR) to be realized recursively, have invariably been designed via 
a mapping from the analogue domain to the digital domain. In our 
discussion, we shall begin with techniques of digitizing continuous- 
time analogue filters before devoting the rest of the chapter to 
existing direct designs of digital filters. Design techniques for 
Finite Impulse Response (FIR) filters will also be dealt with 
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accordingly, before giving a general comment on all techniques in 
the conclusion. 
2.2.1 IMPULSE INVARIANCE TRANSFORMATION: (10), (11), (14) 
This transformation for digitizing an analogue filter is also 
known as the Standard Z Transform in which the impulse response of 
the derived digital filter is identical to the sampled impulse 
response of the continuous-time filter. Thus the nature of the 
Impulse Invariance Transformation is represented by: 
hn stl( t)lt=nT 
mh(nT) (2.2.2) 










then the requirement in equation (2.2.2) implies that the derived 
digital spectrum 11(z) is obtained from the partial fraction 
expansion of u(s) by the substitution: 
11 
+sk 1- e s" 
T- -1 z 
(2.2.3) 
such that, N Ak N Ak 




Under the above transformation, we observe that a pole at 
8-8k in the s-plane is mapped to a pole at esKT in the z-plane and 
the coefficients in the partial fraction expansion of Ii(s) and 11(z) 
are equal. If the analogue filter is stable, corresponding to the 
real part of sk less than zero, then the magnitude of es"T will be 
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less than unity, so that the corresponding pole in the digital 
filter is inside the unity circle, which is the criterion of a 
stable digital system. Therefore, a stable analogue filter is then 
mapped into a stable digital filter with the impulse response 
preserved under the transformation. Furthermore, the zeros of the 
derived digital filter, in particular, are a function of the poles 
and the coefficients Ak in the partial fraction expansion of H(s) 
and they will not in general be mapped by the relationship z=esT 
as the poles are mapped. 
One disadvantage of the Impulse Invariance Transformation is 
its inherent aliasing nature by virtue of the sampling process, such 
that Ii(s) and II(z) are related by the equation below: 
1 11(8+j. 2 Ilk Ii(z)Iz=esT T k=-oo T 
(2.2.5) 
The frequency response of the digital filter is related to that of 
the analogue filter as 
T k. II( jr +J "T) H(e 
)a 2k (2.2.6) 
Fvom our previous discussion of the Sampling Theorem, it is clear 
that if and only if 
Win) = o <ýiZ) (2.27) 
then, II(ejwT) = 
P. 
H(J1l) I WTI <7T (2.2.8) 
Unfortunately, any practical analogue filter will not be 
bandlimited, and consequently, there is interference between 
successive terms in equation (2.2.6) due to aliasing as depicted in 
figure 2.2.1b. From the relationship z=esT it is seen that strips 
of width 2Tt/T in the s-plane are mapped into the entire z-plane as 
previously depicted in figure 2.1.3. From equation (2.2.5) above, 
it is clear that each horizontal strip of the s-plane is overlaid 
onto the z-plane to form the digital system function from the 
analogue system function. Thus, the Impulse Invariance Transform 
does not correspond to a simple algebraic mapping of the s-plane to 
the z-plane. In fact, as previously pointed out, the s-plane is being 
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mapped into the z-plane by the many-to-one mapping z=esT. In fact, 
the poles shown in fig. 2.1.3, seperated by 211/T in frequency, are 
all mapped onto the same position in the z-plane. 
In summary, the basis for Impulse Invariance as described 
above is to choose a unit sample response for the digital filter 
that is similar in some sense to the impulse response of the 
analogue filter. The use of this procedure is often not motivated 
so much by the desire to maintain the impulse response shape, but 
by the knowledge that if the analogue filter is bandlimited, then 
the derived digital filter frequency response will closely 
approximate the analogue frequency response. Although in the 
Impulse Invariance design procedure, distortion in the digital 
frequency response is introduced due to aliasing, the relationship 
between analogue and digital frequencies is linear. Consequently, 
except for aliasing, the shape of the analogue frequency response 
is preserved. If aliasing effects are negligible, II(s) and 11(z) 
are simply related by equation (2.2.8). Therefore, the Impulse 
Invariance technique is obviously only suitable for narrowband or 
essentially bandlimited filter designs. For wideband designs where 
the passbands of the digital filters are an appreciable fraction of 
the Nyquist Interval (i. e. approximately 80% of the range -Q, %/ 2'w 
cas/2), additional bandlimiting, such as a "Guard Filter" is then 
required to avoid severe aliasing distortion. The same will apply 
to highpass and bandstop filter designs using the above technique. 
The Impulse Invariance Transformation is then applied to the 
cascade combination of the guard filter G(s) and the analogue filter 
Il(s), where the guard filter G(s) is used to bandlimit 11(s). The 
guard filter is actually a sharp cutoff lowpass filter. The order 
of the resultant digital filter thus obtained will be higher and is 
equal to that of the lowpass guard filter G(s) plus that of the 
analogue filter II(s) from which the digital filter is derived. Fig. 
2.2.1 shows the effect of a non-bandlimited II(s) before and after 
the cascading of a guard filter G(s) under the Impulse Invariance 
Transformation. The sampling of a frequency spectrum is also 
illustrated. Fig. 2.2.1a and 2.2.1b show the aliasing effect of 
the derived digital filter from a non-bandlimited analogue filter 
ll(s) without a guard filter while fig.. 2.2.1c and 2.2.1d clearly 
show the bandlimiting effect of the insertion of a sharp cutoff 
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guard filter G(s) to produce an alias-free digital filter under 
the Impulse Invariance Transformation. 
IH ( jc-ýI 
. A)* 




(b) ALIASED DIGITAL FILTER SPECTRUM AFTER SAMPLING 
i"(in) " G(in)1 
Cý GUARD FILTER 
-Z -7 c) 7r tyr 
(c) BANDLIMITED ANALOGUE FILTER SPECTRUM BEFORE SAMPLING 
(n1(e jwT)I 
(d) ALIAS-FREE DIGITAL FILTER SPECTRUM AFTER SAMPLING 
FIG: 2.2.1 DIGITAL FILTERS DERIVED FROM AN UNBANDLIMITED 
ANALOGUE FILTER II(s) WITHOUT AND WITH A GUARD 
FILTER G(s) BY THE IMPULSE INVARIANCE DESIGN. 
In addition to the above mentioned, digital filters derived 
by the Impulse Invariance Transform have a gain approximately 1/T 
times that of the analogue filter, due to the 1/T multiplier in 
equation 2.2.5. This is generally compensated by multiplying each 
factor in equation 2.2.4 by T, so that the gain of the digital 
filter will be approximately the same as that of the analogue 






s+ Sk 1- ez 
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2.2.2 BILINEAR Z TRANSFORM: (10), (11), (14), (15), (19) 
This is also known as the sl-plane Transform or Z-form which 
is a technique used to circumvent the aliasing problem of the 
Impulse Invariance Transform due to the combined contributions of 
all the horizontal strips in the s-plane shown before. 
This transformation first maps the entire analogue s-plane 
into horizontal strips in an intermediate digital sl-plane bounded 
by the lines sl=j(r- )(A and sl=j(r+2)ws where &)4 is the sampling 
frequency and r is an integer. The intermediate s1-plane is then 
mapped into the final a-plane by the relationship a=esiT . Therefore, 
the Bilinear Z Transform can be viewed as a two-step process which 
uses an algebraic transformation to squash the entire jA-axis into 
intervals of 211/T wide on the jw-axis in the s1-plane defined by 
the digital frequency variable w in the a-plane. The above algebraic 
manipulation is given by 
8 
T. 
tanhý-ýT-i (ý'. 2.1O) 
where T is the sampling period. 
Since the hyperbolic tangent function is a monotonic function 
it follows that all the values of s are preserved in their correct 
order, but, because of the periodic nature of the relationship, the 
s-plane is mapped onto the s1-plane in a series of parallel strips 
as shown below. 
in i 
s 
FIG: 2.2.2 MAPPING OF THE S-PLANE TO TIIE S1-PI. ANE 
s-plane 81 -plane 
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The doubly shaded region in fig. 2.2.2, situated around the 
origin, is called the "baseband region" in which the baseband 




so that the entire jC2-axis is mapped monotonically in the regions 
(2r-1)7T/T<t, ) < (2r+1) n/T, for all integer values of r, onto the 
je-axis in the s1-plane. On substitution of z=es'T in equation 
(2.2.10), we have the algebraic transformation of the analogue 





Thus, in terms of the z-1variable in the z-plane, this 
transformation has the effect of mapping the entire s-plane onto 
the z-plane in such a way that the left half of the s-plane maps 
completely into the interior of the unit circle, and the right 
half of the s-plane maps into the exterior of the unit circle in 
the z-plane. The entire jn-axis in the s-plane is mapped 
monotonically onto the unit circle in the z-plane. Therefore, the 
inherent aliasing errors in the Impulse Invariance Transformation 
are thus eliminated, since no folding occurs. These properties 








(T) - jn 
IaI= 1 
(2.2.13) 
which is the equation of the unit circle. 
The nature of the mapping z=es'T for the s1-plane to the 
z-plane is the same as z=esT shown in fig. 2.1.3, except for a 
change in variable from the analogue variable a to the digital 





FIG: 2.2.3 THE BILINEAR TRANSFORMATION. 
Re 
Under the Bilinear Z Transform, we have, z-1 when f2=0 and 
z=-1 whenlaoo. Between these limits, the angle of z=e'1`a varies 




and it is seen that there is a highly non-linear relationship, 
however, between the analogue frequency n and the digital 
frequency cj . The nature of the warping or distortion of the 
frequency scale makes the Bilinear Z Transform unsuitable for 
systems whose frequency responses are not pievise constant; for 
example, an analogue differentiator. In addition to distortions 
in frequency responses, the Bilinear Z Transform in general, does 
not preserve impulse and phase responses of the derived digital 
filters. Fig. 2.2.4 shows the relationship between the analogue 
and digital frequency scales due to equation(2.2.11). 
Despite its frequency warping effect, the Bilinear Transform 
can be used for digital systems whose frequency responses are 
piecewise constant; for example, a bandpass or bandstop filter etc. 
The above adverse effect of frequency warping is then compensated 







FIG: 2.2.4 RELATIONSHIP BETWEEN ANALOGUE AND DIGITAL FREQUENCY 
SCALES UNDER THE BILINEAR Z TRANSFORMATION 
IH(in)1 
W. 1 CAI lwll. CL t. 
FIG: 2.2.5 TECHNIQUE FOR COMPENSATING THE NON-LINEAR 
FREQUENCY WARPING Uff' THE BILINEAR TRANSFORM 
Ti 
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The desired critical set of digital filter cutoff frequencies 
is determined, as shown at the lower right-hand corner of fig. 2.2.5. 
In fig. 2.2.5 we assume that there are four such frequencies(W1, W2, 
t, W4). Using the frequency warping relation i. e. equation(2.2.11) 
between the analogue and digital frequency scales, the digital 
filter cutoff frequencies are now converted to a new set of analogue 
cutoff frequencies (111, f12, n3, S24) as shown at the upper left-hand 
corner of fig. 2.2.5. Finally an analogue filter is designed with 
the appropriate prewarped cutoff frequencies. Applying the Bilinear 
Z Transformation to this analogue filter gives a digital filter with 
the desired cutoff frequencies above. 
Although the Bilinear Z Transformation maps a stable analogue 
filter fi(s) into a stable digital filter 11(z), the phase response 
of Il(s) is not preserved due to a warping of the frequency scale, 
and the phase response of 11(z) will be a warped version of the 
analogue phase response. The envelope or group delay of the 
analogue filter is defined as 
r(n) a- do H(in) (2.2. i, ) 
Similarly, the group delay of the digital filter is 
411(ejOT) (2.2.16) 
It follows from equation(2.2.11) that the analogue and digital 
phase responses are related as 
411( eJ 
T) 
= ýII(JTtanwT) (2.2.17) 
Taking the negative of the derivative of equation(?. 2.17), we have 
O(w) = sec2(2)? (j tangy-- (2.2. iK) 
2 4 
or O(w) _ (1+T . 
t12 )'t (fl) (2.2 
.iQ) 
where n is given by equation(2.2.11), as fl- 
Ttan(2 ). Thus O(w) is a 
distorted version of 7(fl), except for small values of w, where the 
Bilinear Z Transform is almost linear. 
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2.2.3 THE MATCHED Z TRANSFORM: 
This is a s-plane to z-plane mapping of the poles and 
zeros of the analogue filter by the substitution 
(s-si) =a (1- es`T. z-1) (2.2.20) 
This transform ensures that the poles of the digital filter 11(z) 
will be identical to those obtained by the Impulse Invariance 
Transform, however, the zeros will not correspond. 
Although this transform is easy to apply, there are many 
cases which it is not suitable. If the analogue filter has zeros 
with centre frequencies greater than half the sampling frequency, 
their z-plane positions will be greatly aliased, hence distortion 
results. Another case happens when the analogue transfer function 
is an all-pole function. Then the derived digital filter will be 
an all-pole system such that in many circumstances, does not 
represent the desired analogue system adequately. 
In view of the above, the Impulse Invariance transformation 
or the Bilinear Z Transformation is generally preferred over the 
Matched Z Transform. 
2.2.4 FREQUENCY TRANSFORMATIONS: (16), (17), (18), (1 ) 
A digital filter can also be designed through a transform 
applied to a suitable lowpass filter via the following schemes: 
SCHEME ONE: CONTINUOUS FREQUENCY BAND TItANSFOIZMATIONS 
DESIGN ANALOGUE APPLY FREQUENCY DIGITIZE 
LOWPASS FILTER BAND TRANSFORM FILTER_ 
Q= 1 ANALOGUE TO ANALOGUE 
(a) LOWPASS FILTER (R=1) TO LOWPASS FILTER ({Zý= ) 
S 
S -. ý 
DESIRED FILTEft 
(2.2.21) 












wheref)4, a are upper and lower cutoff frequencies respectively. 
These transformations may result in a higher order filter 
;M4; 742 and io 
Tyr 
cnr i 
tý*ure. ýtHence the use of frequency 
transformations should only be restricted to linear filters with 
piecewise constant desired characteristics. 
SCHEME TWO: DIGITAL FREQUENCY BAND TRANSFORMATIONS 
DESIGN ANALOGUE DIGITIZE APPLY FREQUENCY 
LOWPASS FILTER FILTER BAND TRANSFORM 
C) =I DIGITAL TO DIGITAL DESIRED FILTE(t 




1- o(, z 
where 3 
sin w)- wy T (, ý ,ý , ýý) in &k+ wý, T 2. " 
and 44 = desired lowpass filter cutoff frequency. 
(b) LOWPASS FILTER W, TO IIIGHI'ASS FILTER tj,, 
-1 z- + z+ (2.2.27) 
1 to4Z 




and W. = desired highpass filter cutoff frequency. 
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where e<- cosw, T 
cos t'w+` t. (2.2.1o) 
cos wN- c)) ) T) 
ka cot('((Jw-W,. )T)tan(ýwcT) (2.2.31 
and W, = desired centre frequency of bandpass filter. 
(d) LOWPASS FILTER w, TO BANDSTOP FILTER cj, 




where oc cosc. 0T 
cos( tAk) T (2.2. s1) 
cos w,, + wT 
k tan(-(wM- ch. )T)tan(4ciT) (2. . 34) 
and W, = desired centre frequency of reject band of 
bandstop filter. 
These frequency transformations may result in a filter 
of a higher order. They are of the all-pass type which maps the 
unit circle into itself one or more times. Thus the frequency scale 
is warped by the mapping but the magnitude of the lowpass prototype 
is being preserved. For instance, an elliptic filter will be 
transformed into new elliptic filters. These digital frequency hand 
transformations are easy to use since they map a rational transfer 
function into a new rational function. Since they introduce no 
distortion errors in the amplitude scale, they provide an 
alternative to the continuous frequency band transformations as a 
means of obtaining transformed filters from a lowpass prototype. 
Thus scheme one and scheme two both lead to the same result and 
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TABLE 2.2.1 gives the transformed frequencies for the digital 
frequency hand transformations. 






Frequency Of Prototype Filter 
0 -W, +&k 
IW: 
0 
+ wý -c 0 
+( + GJý + Wu U, iCL 
0,3W + C4) + W. + u, a, 
TABLE: 2.2.1 TRANSFORMED FREQUENCIES FOR 
DIGITAL TRANSFORMATIONS 
where cjL= digital filter sampling frequency, 
w= centre frequency of bandpass or bandstop filter, 
wM, w4= upper and lower cutoff frequencies. 
2.2.5 MAGNITUDE-SQUARED FUNCTION DESIGN: (10) 
In the preceding sections we have discussed techniques 
for digitizing continuous-time analogue filters. The following 
sections are purely devoted to existing direct designs of digital 
filters in either the time or frequency dom, nin as opposed to the 
previous indirect methods. We shall first review the Magnitude- 
Squared Function design which is a method in the frequency domain 
whereby we let 11(z) to be the Z Transform of an arbitrarily 
realizble IIR digital filter such that 11(z) is of the form 
11(z) = 
rn-i 
.Eb. Z-i i=o 1 
n-1 
-i a.. z 1=0 i 
(2. ý . is) 
The Magnitude-Squared response of the filter is easily 
evaluated as 
111(e JwT A 2= II(z). It-1(z)Iz-ejWT (2.2.36) 
and can written as 
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m-1 m-1 
-i k 7.2: 
I1i(ejcjT)f2 
_ 
=i bi. z k=o 
bk*z 
(2.2.37) 
n-1 °-1 k M a.. z 1kö ak. z 
1=0 I 
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1=0 i k=o k* 
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(Icos(WiT) i=o i 







e.. Cos (-WiT) 
(2.2.40) 
f.. cos2(. 1wiT) 
thus showing that the magnitude-squared function can always be 
expressed as the ratio of two trigonometric functions of W. 
Equation(2.2.40) forms the basis of the Magnitude-Squared 
Function design which also relates to analogue filters whose 
magnitude-squared function is a ratio of polynomials in Cl. `Using 
the substitution 
n= cos(-cT) (2.2.4i) 
equation(2.2.40) assumes a form appropriate to analogue filter 
transfer functions, and can also be simplified to the form 
jwT 21 1H(e )ý _ ,, 
(2.2.1*2) 
1+ An (wT ) 
where AR(cýT) is an nth-order rational trignometric 
fuynom Z. 
By 
suitable choice of the function A? (WT), various types of digital 
as 
filters can be designed to match the prescribed or desired 
magnitude characteristics of the transfer functions. 
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The difficulties with this technique are twofold. First, a 
suitable rational trigonometric polynomial A2(c T) must be found 
to provide the desired filtering. Secondly, the magnitude-squared 
function Jll(ejWTA2 must be factorized to find the poles and zeros. 
This factorization is generally nontrivial and therefore makes 
this technique an undesirable filter design method. 
2.2.6 TIME DOMAIN DIRECT DESIGN OF IIR DIGITAL FILTERS: (20)-(23) 
Since it is possible to design filters to approximate an 
arbitrary frequency response, it is also possible to design an 
IIR filter whose impulse response approximates a desired impulse 









8.. z 1=ý+ O1 
00 
Zh 
z-k (2.2.44) k=o k* 
and it is required that the filter impulse response hk should 
approximate a desired impulse response gk, over the range 04 k 4-1)-l 
as closely as possible. 




(gk-hk) wk (2.2.45) 
where wk is a positive weighting function on the error sequence. 
It has been shown in the above references that under a 
variety of conditions, a set of(ai, bi}can be found such that ek 
is minimized over all possible choices of ai and bi. 
Moreover, since hk is a nonlinear function of the digital 
filter parameters ({ai}, {bi}), generally the minimization of ek 
can only be achsived using iterative techniques. In the case when 
p=n+m-1, the filter parameters to minimize ek can be obtained by 
solving (n+m) linear equations. The above procedure involves 
writing down the filter impulse response directly as, (assuminr 
that ao=b0=1) 
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gk = -al. hk-1 -a2. hk-2 - .... -an. hk-n + bk 
1<k <m (2.2.44) 
gk = -al. hk-] -a2. hk-2 - .... -an. hk-n k >m 
(2.2.45) 
Letting gk=hk for k=1,2, ..., m, equation(2.2.45) can be solved 
for the set of {a i} that give gk=t1k 
for k=m+1, m+2,..., m+n. Given 
the tai?, equation(2.2.44) can be solved for the {bi}that give 
gk=hk, k=1,2...... m. This procedure amounts to equating the 
first (n+m+1) terms in a series expansion of 11(z) of equation 
(2.2.43) to the truncated Z Transform of the desired impulse 
response gk after (n+m) terms. This method of approximation of 
a power series by a rational function is often referred to as the 
Pade approximant procedure (21). By approximating the desired 
digital filter response by reproducing the first (n+m+1) samples, 
it is hoped that the overall time or frequency response of the 
approximating filter will not deviate too much from the desired 
one. In practice, there is no simple way of even approximately 
bounding the deviation on either of these responses, while the 
iterative techniques involved are best performed on a computer. 
A fit, Mete 's .j /Wae u. r/ee Mi4e 174 Zt 
! L/µ so e014c:, td Ott? 6e . ttt! ýPi. 
2.2.7 LINEAR PROGRAMMING DESIGN OF IIIt FILTERS: (24), (25) 
Just as it is possible to use iterative techniques in the time 
domain to directly design digital filters, it is also possible to 
use linear programming technique to design IIR filters in the 







co + 1.1 cicos(wiT) (ý"`. > 
FJIQ wT n^ 
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do + . 
El dicos(caiT) 
where both P(wT) and Q(twT) are linear in coefficients ci and di. 
Now linear programming techniques can be used to determine the {r, i} 
and {di} such that 1HI(ejoT)I approximates a given magnitude-squared 
characteristic F(wT) where the peak approximation error is minimized 
i. e. an equiripple approximation. 
If we let F(wT) be the desired magnitude-squared characteristic 
then the approximation problem consists of finding the filter 
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coefficients such that 
-e(wT), < 
Q(WT 
- F(cdF)< e(wT) (2,2,47) 
where e(wT) is a tolerance function on the error that allows for 
unequal weighting of errors as a function of frequency. Since 
F(caT) and e(wT) are generally known functions of frequency, equation 
(2.2.47) can be expressed as a set of linear inequalities in the 
values of {ci} and {di} by writing it in the form 
P(WT) -Q(WT) . F(WT) ý', -e(wT) . Q(wT) 
- P(u+T) +Q(aR) . F'(wT) - e(wT) . Q((oT) 
(2.2.48) 
or P(wT) -Q(wT) (i (coT) + e(Wr)) -0 
- P(wT) +Q(aT) (F(WT) - e(cdr)) 40 
(2.2.44) 
with the additional linear inequalities 
- P(WT)C 0 
(2.2.50) 
- Q(wT)Z, 0 
(2.2.51) 
which together completely define the approximation problem as an 
exercise in linear programming. In general, however, this method 
is subject to accuracy problems related to coefficient sensitivity 
in magnitude-squared function design described previously. 
2.2.8 OPTIMIZATION METHODS FOIL DESIGNING II1t FILTERS: (26) 
Assume the IIß filter's Z Transform is of the form 
-2 
Afi 1+ ak. z-1 + 
bk. z_ (2.2.52) 
k=1 1+ ck. z+ dk. z 
so that the filter is realized as a cascade of second-order sections. 
Let the desired magnitude response of the filter be denoted as 
I IId(ejwT) I. Let (wt , i-1,2, .... My he the discrete set of frequencies 
(not necessary to be uniformly spaced) at which the error between the 
actual response and desired response is evaluated. Then the squared 






_j uid(ej"tT) ý )2 (2.2.53) 
where 6 is the vector, with 4K+1 components, of unknown coefficients 
8= (al, bl, cl, d1,..., %, bh, cK, dK, A) 
(2.2.5+) 
To minimize the squared error in equation(2.2.55), implies finding 
the optimum value of d, say 9', such that 
e(6') e(6) for 0ý H' 
(2.2.59) 
The optimization problem involved requires the use of a 
nonlinear optimization procedure such as the Fletcher-Powell 
algorithm (26). 
2.2.9 WINDOWING TECHNIQUE: (10), (11), (14), (27) 
Having dealt with existing approaches, both direct and 
indirect, to design IIR digital filters, we now turn to a class of 
digital filters known as the Finite Impulse Response (FIR) digital 
filters. 
Since II(e3"T), the frequency response of any digital filter, 
is periodic in frequency, it can be expanded in a Fourier Series. 




lwnT (2.2.56) iI(e 
n -oo = 
where hn =J II(eJwT). ejwnTdc T 
(2.2.17) 
I 
The coefficients of the Fourier series, hn, are easily recognized 
as being identical to the impulse response of a digital filter. 
One possible way of obtaining an FIR filter that approximates 
li(eJWT), would be to truncate the infinite Fourier series ; i. e. to 
truncate the infinite impulse response to obtain a finite-duration 
impulse response, hn, such that, 
hn OýnýN-1 




However, direct truncation of-the series leads to the well-known 
Gibbs phenomenon, which manifests itself as a fix. ed percentage 
overshoot and ripple before and after an approximated discontinuity 
in the frequency response. Therefore, in designing good or close 
approximations to ideal filters, direct truncation of the infinite 
impulse response is not a reasonable way of obtaining an FIR filter. 
A more successful way of obtaining an FIR filter is to use a 
finite weighting sequence wn, called a Window, to modify the Fourier 
coefficients*hn in equation(2.2.56) to control the convergence of 
the Fourier series. In general, we can represent a finite-duration 
impulse response gn as the product of the ideal or desired impulse 
response hn and, a finite-duration Window, that is, 
gn 22 hn'wn 
0 
(2.2.59) 
Using the complex cbnvolution theorem, it can be shown that 
G(ejwT) _n II(e39). W(eJ(uýT-0))d9 (2.2.60) 
That is, G(ejwT) is the periodic convolution of the desired or ideal 
frequency response 11(e 
JwT ) with the Fourier Transform of the Iiindow 
function W(e 
jwT) 
. The technique of windowing iR illustrated in fig. 
2.2.6. In fig. 02.2.6a is shown a specification of an ideal filter. 
Since the impulse response is of length N, then only N samples 'in Of 
the continuous frequency response can be specified as shown. Fig. 
2.2.6b shows the actual frequency response which exhibits strong 
sidelobes due to a direct truncation of the infinite series in 
equation(2.2.16). Fig. 2.2.6c and 2.2.6d show a window function 
W(e JwT ) and its samples 1-1 n. 
When Wn is convolved with 11 n, 
we get Gn 
as shown in fig. 2.2.6e. The resultant frequency spectrum G(e 
jwT ) 
has sidelobes much reduced but the transition band widened. The in- 
band ripples and overshoots are also suppressed in the windowed 
frequency response as shown in fig. 2.2.6f. 
From the example above, it is seen that there are several 
noteworthy effects of windowing the Fourier coefficients of the ideal 
filter on the resulting FIR filter response. A major effect is that 
discontinuities in 11(e jwT ) become transition bands, and in-band anti 
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FIG: 2.2.6 WINDOWING TECHNIQUE 
band which implies less sharp frequency cutoff. Since the final 
frequency response of the filter is the eirotalar convolution of 
the ideal frequency response and the Window's frequency response, 
it is clear that the width of these transition bands depends on 
the width of the main lobe of W(e" Thus, in practice, one 
must compromise in the choice of windows for minimizing the out- 
of-band sidelobes and in-band ripples. A secondary effect of 
windowing is that the ripple from the sidelobes of W(eJwT) 
produces approximation errors (ripple in the resulting frequency 
response) for all . This effect has to be suppressed by tapering 
the sidelobes of any window used. Finally, since the filter frequency 
response is obtained via a convolution relationship, it is clear 
that the resulting filters are never "optimal" in any sense, even 
though the windows from which they are obtained may satisfy some 
reasonable optimality criterion. 
Ideally, window characteristics are: 
(a) Small width of main lobe of the frequency response of the 
window containing as much of the total energy as possible. 
(b) Sidelobes of the frequency response that decrease in energy 
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rapidly as w tends to ". 
There have been many windows proposed that approximate the 
desired characteristics. They include: the Rectangular Window, the 
Bartlett Window, the Manning Window, the Hamming Window, the 
Blackman Window, the Kaiser Window and the Dolph-Chebyshev Window. 
Their comparisons and equations are given in the references quoted 
above, and will not be repeated here. 
2.2.10 FREQUENCY SAMPLING DESIGN: (28)-(36) 
A FIR filter can be uniquely specified by giving either the 
impulse response coefficients hn or equivalently the Discrete 
Fourier Transform (PFT) coefficients 11k' where 
N-1 
_J(2)nk Hk =Zhn. e N DFT 
(2.2.61) 
N-1 2w 
and h=1F. . ej N 
nk IDFT (2.2.60") 
nN k=o k 
It is further noticed that the DFT samples for a FIR sequence 
can be regarded as samples of the digital filter's Z Transform 
evaluated at N points equally spaced around the unit circle, that is 
11 = H(z) k Le N)k 
(2.2.6x) 
Thus the Z Transform of a FIP filter can easily be expressed 
in terms of its DFT coefficients by putting 
N-1 
IIýz) _Z hn. z-n 




ii eJý N» 
)z n (2.2.6(2.2.64) 
k 
Interchanging orders of summation and summing over the index 
n, gives N-1 Ii N-1 2n 















k =o 7r -1 jk 1-z eN 
(2.2.66) 
Hence, this shows that to approximate any continuous 
frequency response, one would sample in frequency at N equi-spaced 
points, called the frequency samples, around the unit circle, and 
evaluate the continuous frequency response as an interpolation of the 
sampled frequency response. The approximation error will then be 
exactly zero at the sampling points and finite between them. The 
smoother the frequency response being approximated, the smaller the 
error of the interpolation between the samples, and hence, in general, 
N has to be large for a satisfactory result. 
Furthermore, filters designed by the above method have exactly 
linear phase in the passband. A sharp transition from the passband 
to the stopband with a considerable amount of attenuation is often 
desired. Hence, the frequency samples in the transition band should 
be weighted as in equation (2.2.66), or optimized to give the desired 
response. The structure of the frequency sampling design is depicted 
in fig. 2.2-7. It consists of a comb filter cascaded vith N first- 
order digital resonators tuned at the various sampling points. 
1x 
1-z-1 (1A4 )H0 
1X 
1-z-i, ej21J ý1/)II1 
xn 1-z-N +y n 
1X 
1-z-1, ej2T1 
N-1 ) IN 
(11N)II 
N-1 
FIG: 2.2.7 FREQUENCY SAMPLING STRUCTURE 
This frequency sampling design has several interesting 
properties. It can be regarded as a pole-zero cancelling 
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combination. The comb filter provides N zeros which are selectively 
cancelled by the following N resonators which provide the required 
poles in the cancellation. However, when using finite precision 
arithmetic to represent the frequency sampling structure, the poles 
of the filter will not cancel the zeros of the comb filter exactly. 
Hence due to quantization effects, it is generally advised to move 
the zeros and the poles of the frequency sampling design slightly 
inside the unit circle, with a radius of something like R-1-2-27 for 
complete cancellation to occur, otherwise, the design will have both 
poles and zeros remained uncancelled (although exact cancellation of 
poles and zeros using finite precision arithmetic is difficult, in 
practice, any design with errors within a prescribed tolerance scheme 
will be deemed to exhibit complete cancellation). This is especially 
true when small wordlengths are used to program the filter. Thus, 
the design imposes stringent constraints an the choice of wordlength 
used. The fact that longer wordlengths have to be used may offset 
the attractiveness of the frequency sampling design when one comes 
to implement the digital filter with a special-purpose processor. 
Another snag is the volume of hardware required to implement the 
comb filter, particularly with large N. 
The importance of the design lies in the fact that it is an 
extremely efficient realization of a filter for which the majority 
of the filter coefficients 11 k are exactly zero arid 
for those paths 
the resonators do not have to be realized at all. Hence, frequency 
sampling designs are particularly suitable for narrowband frequency 
selective filters where only a few of the samples of the frequency 
response are non-zero. In such cases, a frequency sampling design 
may be considerably more efficient than either direct convolution 
or convolution via the DFT. In general, even if more than a few 
samples are non-zero, the frequency sampling design yields excellent 
results. However, this method lacks flexibility in specifying the 
passband and stopband cutoff frequencies since the placement of the 
frequency samples is constrained to integer multiples of 0. %* By 
making N sufficiently large, samples can be obtained arbitrarily 
close to any given frequency. Therefore, relative flexibility in 
specifying frequency samples can be achieved at the expense of large 
N. 
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2.2.11 GENERAL COMMENTS AND CONCLUSIONS: 
lie have presented a number of design techniques for 1IR and 
FIR digital filters. As is generally the case, it is impossible to 
say that one specific filter design is recommended to the exclusion 
of the others. Consequently, depending on the specific application 
in mind, the availability of the various design techniques, and 
numerous otherfactors, almost any of the design techniques described 
previously may be most preferred. 
In general, the choice between an FIR filter and an 1111 will 
depend on the relative weight that one attaches to the advantages 
and disadvantages of each type of filter. IIR filters, for example, 
have the advantage that a variety of frequency selective filters 
can be designed using closed-form design formulas. In the case of 
FIR filters, closed-form expressions do not exist. Although the 
window method can be applied in a rather straightforward manner, 
some iteration may be necessary to meet a prescribed specification. 
As opposed to IIR filters, most of the other FIR design methods are 
iterative procedures, requiring rather powerful computational 
facilities for their implementation. 
In general, IIR designs lack flexibility in matching an 
arbitrary frequency response and are primarily limited to lowpass, 
bandpass, bandstop and highpass filters, etc. Furthermore, these 
designs generally disregard the phase response of the filter so 
that in linear phase applications, a phase equalizer is required. 
In contrast, FIR filters can have precisely linear phase. Also, the 
window method and the frequency sampling design afford the possihle 
approximation of rather arbitrary frequency response characteristics 
with relative ease. Also, it appears that the design problem for FIR 
filters is much more under control than IIII filters when techniques 
of optimization are applied. 
Finally, there are factors such as cost of implementation and 
hardware complexity or computational speed of a digital filter. 
These factors are more or less related to the order of the filter 
required to meet a given specification. If phase considerations can 
be neglected, it is generally true that a given amplitude response 
will be met most efficiently with an IIH filter. However, in some 
cases, the linear phase available with an FIR filter may well worth 
the extra cost. 
k3 
To conclude this section, it is worth pointing that although 
a large number of design techniques have been discussed and 
indications to their choice given, there are additional FIR filter 
designs which can be found in references (10) and (11). It is 
suffice to say here that these design procedures rely on the 
techniquesof optimization and linear programming such as those 
mentioned in sections(2.2-7) and (2.2.8). By considering the linear 
phase FIR filter design problem as a Chebyshev approximation problem 
it is possible to derive a set of conditions for which it can be 
proved that the solution is optimal( in the sense that the peak 
approximation error over the entire interval of approximation is 
minimized) and unique. This is known as the Weighted Cbebyshev 
Approximation. It is also easy to show how several standard 
optimization procedures(10) including linear programming can be 
used to solve for the filter coefficients of the optimal(minimax) 
solution. These optimization techniques usually result in maximal 
ripple FIR filters in the sense that they have the maximum number 
of ripples in their approximations to some desired responses. 
Polynomial interpolation solution has also been introduced for 
the above Maximal Ripple FIR filters, which is basically an 
iterative algorithmic approach for producing a polynomial that tins 
extrema of desired values. In addition, the well-known Remez 




A NOVEL DESIGN TECHNIQUE OF 
DIGITAL FILTERS FOR HIGH-SPEED REALTIME FILTERING 
3.1 INTRODUCTION: 
In general, the design of digital filters involves 
three basic steps. The first step requires the specifications of 
the desired filters whose properties are highly dependent on their 
applications. The second step is the approximation of these 
specifications, using an appropriate design technique, while the 
final step is the implementation of the filters using finite- 
precision arithmetic. In the present chapter, we shall propose a 
design technique which is particularly suitable for high-speed 
filtering involving a filter bank or a number of channels. 
A realtime process is one for which, on the average, the 
computation associated with each sampling interval can be completed 
in a time less than or equal to the sampling interval. Consequently, 
a criterion often imposed on the design of realtime digital filters 
is the requirement of a minimum amount of computational effort in 
producing an output sample. While the above situation might not be 
so critical for low-speed applications, it is certainly crucial for 
high-speed applications such as radar signal processing where a 
filter bank is often used to filter the doppler returns. The filter 
bank normally consists of a large number of narrowband bandpass 
filters with equal passband characteristics, centred at the possible 
doppler returns. Thus, in this instance and many other similar 
circumstances, a great deal of computation has to be performed in 
realtime. 
The design techniques of a number of IIR and FIR digital 
filters were reviewed in chapter two previously. However, none of 
them has made substantial contributions to high-speed realtime digital 
filtering. Their implementations have been mainly in the form of 
computer software in low-speed applications. While performance is 
concerned, substantial out-of-band rejection coupled with sharp 
transition characteristics have been reported for elliptic filters 
in the case of IIII digital filters, as well as frequency sampling 
45 
filters in the case of FIR digital filters. In this instance, high 
order filters are used in both cases which, on the other hand, 
necessitate a large amount of computational effort. In addition, 
the required hardware increases correspondingly, making these filters 
less economically viable if they are to be implemented in special- 
purpose realtime processors; let alone the processing speed. Hence, 
for instance, in the case of a filter bank implementation, an 
efficient design technique often compromises between performance and 
operational speed in realtime applications. Furthermore, IIR digital 
filter designs often disregard the phase response of the resultant 
filters. Consequently, although we might obtain an elliptic digital 
filter with excellent amplitude response characteristic, its phase 
response will be highly nonlinear, especially at the bandedge(s). In 
contrast, FIR digital filters can have precisely linear phase, but 
they normally require rather powerful computational facilities for 
their implementation. 
Nevertheless, of all the design techniques reviewed in the 
previous chapter, the frequency sampling design has a pole-sharing, - 
property whereby poles of adjacent filters in a filter bank design 
can be shared; therefore indirectly reducing the amount of 
computation involved. In addition, the frequency sampling design 
yields a high degree of phase linearity, and we shall subsequently 
examine its "defects" in high-speed realtime filtering thereby 
leading to the development of our proposed design technique. The 
proposed technique also has an inherent pole-sharing property which, 
together with its zero-sharing property, greatly reduces the 
computational effort to yield an output sample. Realtime calculation 
of filter coefficients are also feagible via some interpolation 
formulae and the resultant modularity of the design. This implies 
the dispencing with the need of coefficients storage, which, in the 
case of a filter bank, can be quite excessive. Moreover, the above 
possibility of realtime calculation of coefficients further enhances 
the efficiency of the proposed design technique of digital filters 
for high-speed filtering. 
The frequency sampling design introduces the sampling of an 
arbitrary frequency response H(ejWT) in the frequency domain, thereby 
providing a direct means of designing digital filters by combining 
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the individual responses of a set of elemental filters at N equally 
spaced sampling points. The structure of the frequency sampling 
design consists of a comb filter in cascade with a number of 
resonators in parallel. However, owing to the inherent snags of 
the design, it is not suitable for high-speed digital filtering in 
realtime using dedicated hardware. The major drawbacks of the 
frequency sampling design can be briefly recapitulated as follows: 
(a) The pole-zero cancellation which necessitates much increased 
accuracy in the arithmetic used to implement the design. This 
often entails long wordlengthe in most circumstances, thereby 
increasing both the complexity and the volume of hardware used, 
as well as decreasing the throughput rate of the processor. 
(b) The large amount of memory used in the comb filter section for 
large N, owing to the fact that the frequency sampling filters 
are basically FIR digital filters. 
(c) The lack of flexibility in specifying the passband and the 
stopband cutoff frequencies, since the placement of the frequency 
samples Hk is constrained to integer multiples of 2 7T/N ' 
The frequency, phase and time responses of an elemental filter 
of the frequency sampling design are shown in fig. 3.1.1, where At 
is the finite duration of the elemental filter impulse response and 
Awis the width of the mainlobe of the elemental filter frequency 
response, such that 
etýef 3 o2 
7T 
w 
('i. 1. ]) 
Here the symbol has the meaning of " is proportional to and is 
of the order of .... ". 
In view of the above, one tends to seek an alternative approach 
to sample an arbitrary frequency response, without the inherent anags 
of the frequency sampling design. In our proposed technique, vp call 
for a set of high-Q resonators as elemental filters so that the pole- 
zero cancellation in the frequency sampling design is avoided. As a 
result, a much weaker constraint is now imposed on the accuracy of 
the finite-precision arithmetic used in the hardware implementation. 
In the following discussion of the proposed technique, simple second- 
order resonators are used( for a detail analysis of these resonators, 
the reader is now referred to appendix B). The frequency, phase nnd 
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time responses of these second-order elemental filters are shown 
in fig. 3.1.2. 
Ili(eJ T) I 
FIG: i. 1.1a FREQUENCY RESPONSE OF AN ELEMENTAL FILTER 
IN THE FREQUENCY SAMPLING DLSIGN 
4EI(eJwT) 
FIG: 3.1.1b PHASE RESPONSE OF AN ELEMENTAL FILTER 
IN THE FREQUENCY SAMPLING DESIGN 
I, (t) 
At ' 
FIG: 3.1. is TIME RESPONSE OF AN ELEMENTAL FILTER 
IN THE FREQUENCY SAMPLING DESIGN 
It should be pointed out that the time responses shown in 
figures 3.1.1c and 3.1.2c are in fact the continuous-time 
equivalents of the discrete-time versions. Thus, the discrete-time 
version hn in both cases is given by: hnw h( týt-nT as abown by 
the vertical lines in both figures. In addition, tile impulse response 
of the elemental filter in the cR-se of the frequency sampling de1; ijrn 
is seen to be an FIR sequence, while that of the proposed technique 
is seen to be an IIR sequence. Further comparison of the above 
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FIG: 3.1.2a FREQUENCY RESPONSE OF AN ELEMENTAL FILTER 
IN THE PROPOSED DESIGN TECILNIQUE 
41. (e JwT 
FIG: 3.1.2b PHASE RESPONSE OF AN ELEMENTAL FILTHt 
IN THE PROPOSED DESIGN TECHNIQUE 
h(t) 
A-& 
FIG: 3.1.2c TIME RESPONSE OF AN ELEMENTAL FILTER. 
IN THE PROPOSED DESIGN TECHNIQUE 
figures shows that the phase response in figure 3-1.1b is exactly 
linear while that in figure 3-1.2b is only approximate. The frequency 
response of the elemental filter in the proposed technique (lo(,, s not 
possess sidelobes at regular intervals as iR the case in the 
frequency sampling design. Nevertheless, both frequency responses 
exhibit resonance at their resonant frequencies. Thus both designs 
use resonant elemental filters to sample an arbitrary frequency 
response to be approximated. Since the elemental filters in the 
proposed technique do not involve any comb filter, therefore, snag 
(b) of the frequency sampling design is also evaded. It. will bp 
shown later that the spacing of the frequency samples uRed to 
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approximate an arbitrary frequency response in the proposed 
technique is made "flexible", in contrast to the fixed spacing 
between samples in the frequency sampling design. In particular, 
frequency samples of the proposed technique are so chosen that 
their separation is much closer in the transition band(s) than in 
the passband, thereby providing increased flexibility in locating 
the cutoff frequencies in the passband and the stopband(s) of the 
desired response. Consequently, snag(c) of the frequency sampling 
design has also been overcome, since the placement of the transition 
frequency samples is no longer restricted in the proposed techriique. 
Since the elemental filters of the frequency sampling design 
are orthogonal, the design is mathematically "trivial", though the 
actual implementation is difficult (its impulse response is on the 
verge of instability, and finite wordlength effects may push it one 
way or another). In the proposed technique, resonators with poles 
slightly within the unit circle are used for stability reason, to 
provide an easier implementation, however, the elemental filters of 
the design are no longer orthogonal as opposed to those of the 
frequency sampling design. Furthermore, the proposed design is 
complicated by the interactions among elemental filters and all 
optimization procedure is incorperated in the design to provide 
resultant filters which are optimum in terms of steep transitions. 
In addition, the optimization procedure is capable of providing 
local modifications of the actual response in the approximation to 
suit the specifications of the desired response. A closed-form 
expression of the passband ripple is also derived in a later section 
to facilitate the design and to alleviate the optimization problem. 
Phase modifications have also been included in the design to provide 
reasonable phase linearity throughout the pnssband region. The poles 
of the resultant design have been located on a circle with it radius 
slightly less than unity, such that the design exhibits it po)P- 
sharing property in filter bank implementations. 
3.2 LINEAR PHASE FREQUENCY RESPONSE APPROXIMATION TEC11N IQUE USING 
OPTIMAL ELEMENTAL FILTERS: 
Having briefly introduced our proposed 
technique for realtime filtering, we now proceed to described it in 
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details in this section. This approximation technique can be split 
into two steps. First, we sample in frequency, the ideal spectrum 
of a digital filter to be approximated. The sampling is done by 
distributing elemental filter responses, called the frequency 
samples, uniformly along the passband, so that the entire spectrum 
of interest is sampled "adequately". Next, we erect frequency 
samples in the transitio n band(s) at closer equispaced intervals to 
improve the transition characteristics. In the second step of the 
approximation, we optimize the design to provide an optimum structure. 
In particular, the transition frequency samples are being optimized 
to yield the steepest transition characteristics possible. Under 
this optimization procedure, the resultant filter response is tailored 
to suit individual specifications given, and in general, larger 
stopband attenuation and much reduced sidelobes can be obtained. In 
addition, linear phase is approximated in the passband by having 
all poles at equal distance from the unit circle and also "phaRe- 
modified". 
3.2.1 THE INFINITE STRUCTURE: 
Consider figure 3.2.1 which shown an 
infinite pole-pattern in the complex z-plane. In this case, the 
whole of the z-plane bounded by the unit circle, is subdivided into 
an infinite number of concentric circles with radii 11, where IL is a 
number less than unity. The poles on these concentric circles are 
spaced at equal intervals from each other. 
We further observe that this infinite pole-pattern in in 
essence a grid structure formed by superimposing radial axes on the 
concentric circles where each grid point is a possible pole location 
for approximating an arbitrary transfer function H(z). In our 
approximation approach, poles on circles very close to the unit 
circle are of particular interest, since they exhibit high-Q or 
dominant-pole effect. Theoretically, one can locate poles at any 
radius in the infinite grid structure, however, in actual hardware 
implementations using finite-precision arithmetict the number of 
allowable grid points become finite. If the grid points are 
"quantized", then one gets a quantized approximation of 11(z) as a 
result. The effect of quantization due to finite word lengths (a 
detail discussion of finite word length effects is presented in 
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chapter six) is to move the poles from their otherwise unquantized 
positions towards the unit circle, and sometimes, even outside it 
such that instability results. Nevertheless, one can, on the other 
hand, start off from locating poles at suitably chosen quantized 
positions so as to finish with a stable quantized design. 
Im 
FIG 3.2.1 INFINITE POLE-PATTERN IN THE Z-PLANE 
The angle between the radial axes is bT as shown in figure 
e 
3.2.1 above, where b is the sepeLration between poles in frequency. 
The infinite pole-pattern in figure 3.2.1 has an equivalent ýrrid 
structure in the s-plane as shown in figure 1.2.2. The distance 
of an arbitrary grid point from the jCI-axis in the a-plane is a, 
where e- aT. R, and T is the underlying sampling period in the 
digital system. All poles are equispaced by a distance b in 
frequency along axes parallel to the jn-axis. 
The equation of poles on an arbitrary axis pnrallel to the 
jA-axis can be written as: 
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a 
a(Sý n=-"o s+ a-jnb 
The transfer function for a single pole on the axis is 
a if (a) = s+ a+ýnb 
(3.2.2) 
p 
while its conjugate pole can be written as 
Hp = P+ a-jnb 
where n varies from positive infinity to negative infinity in 
integer values in both cases. Hence, we can write the transfer 
function of the complex pole-pair as 
if '(S) = 
(2+a) 
(a+a) + (nb)` 
jo 
6 
FIG: 3.2.2 S-PLANE EQUIVALENT OF THE INFINITE 
POLE-PATTERN IN THE Z-PLANE 
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Without loss of generality, equations (3.2.1) to (3.2.4) can also 
be written in the digital domain as follows: 
1 1-z-i. e-aTcos(nbT) ; 
a(z) n=-oo -1 -aT -2 -2aT 1-z . 2e cos(nbT)+z .e 
11 (Z) aR 











where n is an integer that varies from negative infinity to positive 
infinity, and the subscripts bear the usual meaning as in the 
analogue case. 
In the derivation of the above equations, the Impulse 
Invariance relationship between the analogue and digital domains 
is assumed, although the Bilinear Z Transformation may find 
suitable applications in "wideband" filter designs (for a detail 
derivation of equations (3.2.5) to (3-2.8), the reader is now 
referred to appendix B). The term "wideband" is employed here to 
specify designs where the passbands of the resultant digital filters 
are an appreciable f raction of the Nyqui at Interval (i. e. 7()%-110% 
0f --t 2 tA <, t4 t*36 
)- If the Impulse Invariance Transformation is used 
to derive elemental filters in the proposed technique, a guard 
filter is often necessary in wideband applications as explained in 
section 2.2.1 previously. On the other hand, if the Bilinear Z 
Transformation is used, due to its frequency warping characteristic, 
the group delay of each elemental filter has to be predistorted by 
a factor of 1/0+-41TJ7ý) to provide phase linearity within the 
passbands of the individual elemental filters in the proposed 
technique in the approximation of an arbitrary frequency response, 
In the following discussion, the Impulse Invariance relationship 
is assumed. Equation(3.2.8) represents an elemental filter which is 
basically a high-Q resonator. 
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3. " 2.2 PHASL MOM FICATION: 
We consider next the superi)osition of two adjacent high-O 
digital resonators acting as elemental filters, and the necessary 
11phase modification" to approximate linear phase in the propomed 
design technique. From now on, we shall use the terms elemental 
filter and high-Q resonator interchangeably, as they refer to the 
same sampling, "device" used in the proposed approach to sample an 
arbitrary frequency response. 
In the proposed al)I)roach, we assume a nonminimum phase criterion 
and, consequently, the positions of the zeros of the elemental filters 
are unimportant. In fact, we can assume, without loss of generality, 
that the zeros of the hioji-Q resonators be moved to infinity such that 
their transfer functions are of the form: 
I((z) =_1_ (º. `>. O) 1-a . 1) +z I. b`« 
where the frequency response is 
1 










Figure 1.2.3 depicts the frequency and phase responses of two 
adjacent elemental filters in tile approximation technique, encli being 
made up of it complex conjugate pole-pair as in equation (1.2.0) and 
resonating at frequencies &j, and 4ý,. Provided that very higIj-Q poles 
are used (i. e. poles very close to the unit circle), the phase 
responses of these elemental filters can be regarded its approximately 
linear in the regions shown in figures 3.2-3c and 3.2.1d for the 
purpose of our linear phase approximation. Nrthermore, it is 
observed that their phase relationship is approximately in phase 
opposition in the overlap region and almost in phase outside the 
overlap region. Since the responses of tile two adjacent elempnial 
filters, thus located in frequency, are such related in pliae '; -, we 
can, tlierefore, by subtracting the outputs of tile two filters shown, 
)) 
make the responses H"(ejo) and H; (e 
31 ) effectively add during 1 














FIG: 3.21.3 FREQUENCY RESPONSES AND PHASE RELATIONSHIP OF TWO 
ADJACENT ELEUNTAL FILTEILS 
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Thus, the effect of the above "phase modification" is to 
produce a composite frequency response (as shown in figure 1.2.4) 
which is fairly constant in magnitude during the overlap region of 
the two frequency responses. The magnitude of the pasabnnd ripple 
is governed by the ripple factor * which will be discussed in a 
later section. Moreover, since these adjacent elemental filters 
have poles at the same distance from the unit circle, but displnced 
in frequency only, their phase responses are essentially the same 
except with a displacement in frequency. In addition, since the phase 
responses 411", (ej caT ) and ý11"(e 
jwT) 
are themselves linenr, therefore, 2 j&aT the resultant combined phase response 411-1 (e must also be linear 
with frequency in the overlap region. 






FIG: 3.2.4 THE COMPOSITE PREQUENCY AND PHASE RESPONSES 
OF TWO AWACENT ELEMENTAL FILTERS COMBINED 
WITH "PHASE MODIFICATION". 
. %4 
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Extending the above argument to the case of "n" elemental 
filters, we can achieve the first step of our approximation 
technique by having produced an effective frequency response that 
resembles the adding of true interpolation sinc functions, 
sinx 
x 
as in the frequency sampling design. Therefore, an arbitrary 
filter spectrum with approximately linear phase over the entire 
spectrum of interest, can be specified by sampling the desired 
passband at selected equispaced sampling instants, using the above 
elemental filters. 
Figure 3.2.5 depicts the whole scene when phuse modification 
is applied to the poles on the concentric circles within the unit 
circle in the infinite structure in the z-plane shown in figure 
3.2.1. 
I ýýA(e,; wT)) 
zl -1 
FIG: 3.2.5 FREQUENCY RESPONSES OF POLES ON CONCENTRIC 
CIRCLES WITHIN THE UNIT CIRCLE FOR VAPIOUS 
VALUES OF R IN THE &PLANE INFINITE 
STRUCTURE SHOWN IN FIGURE 3.2.1. 
Hence we observe that the passband ripple and the amplitude 
of the frequency response at any frequency are increasing with the 
value of R being close to unity, or equivnlpntly with decreasing 
value of a, the distance of poles from the jA-axis in the s-plane 
grid. However, the magnitude of the passband ripple is not simply 
governed by the value of R or a alone, and we shall nee in the next 
section that it also depends on the angular separation i. e. the 
angle bT, between poles in the z-plane. This implies that the 
magnitude of the passband ripple also depends on b, the separation 
between poles in the s-plane grid, in addition to the value of n. 
response of poles close to Izl -1 
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3.2.3 RIPPLE ANALYSIS: 





noo s+ n-jnb 
(?. 2.12) 
Similarly, the z-plane transfer function will become 
Z 
-1 
(-1)n(I -z-1. e-aTcos(nbT)) ('S. 2.13) 11(z) 
0,0 
n °O 1 -2. e-R cos(nhT)z +e 
-2aT z 
Although it is always possible to analyse the ripple factor e 
in the z-domain, we have chosen here, without loss of generality, 
to analyse 6 in the a-domain. The frequency response 11(irl) Of RU 
infinite number of poles with appeLration b apart, and all lying on 
an axis parallel to and distant a from the jCI-axis, is shown it' 
figure 3.2.6 below: 
In (. in)I 
FIG: 3.2.6 PASSI5AWU ItIPPLE 
Now from equation(I. 02.2), we have the single-pole response 
contributes towards that of 11(s) in equation(l. 2.12) as 
If (a 
pj (o-nb)+ n 




(Ct-n b) +a ` 
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Equation(3.2.15) shows that the real part of the response of 
a single pole along the jn-axis roughly resembles a half-comine 
wave in the neighbourhood of n-nb, as show in fiR. I. 2.7. Such n 
single-pole response is used with phase modification in our linear 
phase approximation technique. 
Re: 11 (in) 
half-cosine fie: If (jf2) for a--. ý! b 
wave p 




FIG: 3.2.7 ILF, AL PART APPROXIMATION OMA 11(A) 
The frequency response of the infinite number of poles on 
the parallel axis with phase modification can be written bY 
substituting Q for a in equation(I. 2.12) an follows: 
1[ýý lný ný=oe j (1-nbrt+n 
0.2.16) 
which represents nAg-"4 approximation to a function whose real 
part is cosil"I on the jf%-axis, which in periodic inn with a VF 
period equal to 2b. 
Furthermore, equation(3.2.16) enn he summed in closed form 
(37), (38), (39), in terms of hyperbolic functions as 
n (ýý) 
nn/b (1.2-17) 
P Binh no b+jnb 
which can be developed into a series form in n by the hinominl 
expansion as 
2V -a 
A" "h -llalb - Ij 
Pq 
b 
11 (in) - 
Vn (e. e +0 .e p 
577a/ b r) 
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2na 'J71ri/b -'ijn11/b 
so that, lip(, jn) -h (s ,e+E. e e. e 
(3.2.18) 
where the symbol e has been designated as the ripple factor 
of the above infinite passband, and 
-na / 
E-e (3.2.1' ) 
The magnitude of the infinite structure 11(s) in equation 
(3.2.10-) is then given by an approximate expression below: 




Thus, 11(s) approximates a constant frequency response with 
a periodic passband ripple of relative magnitude given by 
2 -277a 
lb 
E-e (L2.1 ) 
0 
Now, 6" is designated as the ripple magnitude, and from equation 
(3.2.21), it is seen that the above approximation is equiripple 
with a constant magnitude for a given pair of a and b. 11owever, if 
this infinite passband is truncated into finite passbands and 
stupbands, then the above approximation mny not be equiripple at the 
bandedges due to the truncation of the infinite passband struct"re. 
This truncation results in a general design model which will be 
described in the next section. If we now put 
" (3.2 . 22) 
and call it the ripple ratio, we observe that by making X 
sufficiently large, 42 may be made as small as we plense. For 
instance, for MI, the amplitude error in the approximation in 
+51. Nevertheless, the foregoing analysis hap provided important 
equations which link up the epsential design pnrametors, a and b, 
which represent the distance of the poles from the jn-nxis and 
their sepeLration respectively. 
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3.2.4 TRUNCATION OF THE INFINITL PASSBAND INTO FINITE PASSMI&NDS' 
A GLNLIL4L DESIGN MODEL: 
Having found the transfer function 
for an infinite passband approximating a constant amplitude 
response in frequency, we now proceed to truncate this infinite 
structure into finite passbands and stopbands. This is the next 
part of our approximation procedure where we drop all poles in 
the stopband, leaving only poles in the passband of the desired 
frequency response. 
However, dropping all poles in the stopband in a straight- 
forward manner will result in a response with a slow transition 
characteristic and little out-of-band rejection or attenuation, 
which may not be desirable in most circumstances. In the proposed 
approach, optimization is used as a remedy (the optimization 
procedure used will be described in section 3.2.6). For this 
purpose, a transition band is introduced between the passband and 
the stopband, wherein lie one or more frequency samples which are 
being mede into transition poles. These transition poles, each of 
which corresponds to an elemental filter in our realization, are 
spaced at equal distance to sample the entire transition band. The 
resultant transition samples are made into unconstrained variables 
in the optimization procedure in order to optimize our design. 
As mentioned previously, these optimally weighted transition 
samples, though equispaced, are sepwated by a distance less ihan 
that of the passband samples. Consequently, this greatly improve" 
the flexibility of placing the transition samples, but suffer, on 
the other hand, a phase nonlinearity at the bundedge which will 
otherwise be linear in the approximation. In addition, owing to the 
shorter seperation between transition samples, the transition band 
has become narrower than what would have been if the same separntion 
between passband samples had been used. An a result, the slope of 
the transition skirt becomes steeper. This effect, when coupled with 
the use of optimization will enhance the overall frequency response 
of the resultant design, giving results much more satisfactory than 
a simple, straightforward truncation of the infinite structure. 
We shall now describe a general design model for the proposed 
approach whereupon a suitable optimization procedure will be applied. 
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Without loss of generality, the model shall be laid down for a 
bandpass structure, whence other important designs such as lowpass 
filters etc., can be similarly derived. We also define in our 
model, tolerance sets and error sets for the sake of satisfying the 







FIG: 3.2.8 A GLNERAL DE'SIGN MODEL 
Figure 3.2.8 shows a tolernnce scheme of a bundpnos filter 
described by the desired frequency response, 
jj, )(eJwT) 
ýl in the pasoband. (1.2.21) 
0 in the stophnfid. 
with tolerance set, 
(W) in the passband. 
in the stopl)nn(l. 
A transfer function H(z) antifies the tolerance Pet if, 
LOWER LOWER PASSBAND UPPER UPPER 
1, "- -044 -" --oft 
STOPBAND TRANSITION TRANSITION STOPTIAND 
BAN D BAN D 
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4 S(W) VW (3.2.29) 
lill, 
(e jwT)l - 
111(e jwT)II 
where the left hand side of the inequality iR the error set. Define 
jwT)114 




where E(w) is seen to be a figure of merit, and for Pvery 









11, ( tjwT)Ij -1ý111 ef or UW444 Aq 
V &3 /M 
T) T 4. 
(1.2.27) 
Since, once tcqt ut, P ukpt w,. 
l are chosen, then there ore no 
constraints in the transition hands between the passband and tile 
stopbandfl, and E(cj) is not defined in these regions. However, Eko) 
can also be defined in the transition bonds if we further impose 
the constraint that the slope ofthe transition skirt should be as 
steep as possible in the optimized response. In this case, the 
achievable steepness of the transition skirt varies inversely with 
the out-of-band attenuation attainable. In general, the wider tile 
transition bonds (i. e. less steep slope), the larger the out-of-band 
attenuation and vice versa. By minimizing the error set in the 
approximation technique, we obtain a set of coefficients of a filter 
function with equiripple passband belinviour which satisfies S(W). 
Also, a certain margin which can be used for the improvement of 
H(ejwT) in some respects exists, when the value of E(04 1. 
Furthermore, in the above model, we can define the following: 
N= number of passband poles, 
MUM number of poles in the upper transition hand, 
M1- number of poles in the lower transition band, 
R- total number of poles to he renlized, 
-N+M 11 +M 
W 
no weighted 
transition samples in the optimization process. 
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3.2.9) THE EFFECT OF TRANSITION POLE-PAIRS: 
Before discribing the optimization process used in the 
proposed approach, we now further discuss the effect of introducing 
transition samples in the transition band. In the case of the 
bandpass model, these transition samples are in fact transition 
pole-pairs. 
Prior to optimizing the various optimization weights Wn, they 
are first empirically decided as shown in figure 3.2.8. For example, 
t1ij, W 2' W31 in the above bandpass model would empirically be 
chosen as J. 89 . 94v . 22) respectively. However, this #; et of values 
of Wn is only one of tile many possible sets of values of W, and 
therefore, tins to be optimized to find the most optimal or feasible 
solution for a given design. 
Furthermore, the seperation of these trnnsition samples is 
proportional to tile ripple ratio*, ý, . In tile proposed approach, tile 
separation of the equispaced trnnsition samples in taken as sub- 
multiples of that between tile pnosband samples. The choice of 
making tile above sepitration as sub-multiples is primarily based oil 
the modularity and enhancement of tile resultant design. In 
particular, this choice tins made possible a pole-slinring property 
in tile trnnsition regions which will be discussed in detail in 
section 3.4. 
Figure 3.2.9 allows the responses of two designs by truncating 
tile infinite structure of figure 1.2.6 into n finite bnndpass 
spectrum. Figure allows the responne of a 4-pole bandpnse 
filter design without any trnnsition sjtmpI(, s, while figure 1.2. ()b 
depicts tile design of a h-pole bnndpasp filter with the int, roduction 
of a pair of transition poles. In figure 1.2.9a we have tile pnotsband 
poles sepfLrated by b in frequency, whereas, in figure 1.2.01), Clio 
sepetration of the passtintid poles ip 2b nnd that of the transition 
poles is simply b. Ftirthermore, both designs have N-4, however, it, 
figure 3.2.9n, %a il I=0 while, Mu wMI-I in figisro 3.2.91). 
From figure 3.2.9, it is obvious that, tile introduction of tile 
transition pole-pair line the effect thnt the stopband attenuation 
is significantly improved. That tilis is fensible is title to the fne. t 
that the tritusition bands are now under the infli3ence of the weight, ed 
transition enmples as opposed to the uncontrolled case in fig. 3.2. ()n. 
(5 






















FIG: 1.2. ()b 4-POLE BANDPASS RESPONSE WITH A 
PAIR OF TRANSITION POLES 
W 
In essence, the transition samples are seen to behave an 
interpolation samples in the transition bands to enable n smoother 
transition. By weighting these samples optimally, the characteristic 
of the frequency response in the trnneition bands and the ptopbands 
varies necordingly. Again, the optimal result thus obtained, is in 
almost all circumstances, much better than that by merely using 
empirical weights for the transition samples. 
Extending the above nrgument further, we can broaden the 
transition bands by introducing more transition pole-pairs to obtain 
even greater out-of-band attenuation. For instance, if the number 
of paspband poles, N, is fixed, then the transition bands will be 
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twice as wide, with the introduction of an extra pair of 
transition poles, properly weighted. On the other hand, increasing 
the number of passband poles i. e. N, for a given pnssbnnd, while 
keeping the number of transition samples fixed, gives better stopband 
attenuation. This also allows a narrower transition band due to a 
decreased seperation between both the passband and transition band 
poles. Furthermore, one can always use higher-order poles i. e. 
higher-order elemental filters, in the transition band to optimize 
the design so that on a whole, the transi; ion band will be steeper 
and narrower than when simple poles are used. For a description of 
higher-order elemental filters, the reader is referred to appendix 
B. 
In addition to the above, it is noticed that the passband 
ripple in figure 3.2. Qb is larger than that of figure 3.2.0a ( the 
magnitude of the ripples have been exaggerated in both cases for 
clarity). This is due to the fact that the sepmration of the 
passband poles in figure 1.2.9a is half that of figure 1.2.9b, thus 
the ripple ratio X is halved consequently. We further notice that 
N-2 in figure 1.2. Ob while N=4 in figure 3.2.0n, which has thus 
made all the difference. 
Figure 3.2.10 depicts the variation of the pasphand ripple 
magnitude a2, due to a variation in the value of b for a fixed 




(a) PASSBAND RIPPLE MAGNITUDE DITE TO A WIDL 




(b) PASSBAND RIPPLE MAGNITUDE DITE TO AN OPTIMTM 
SEPERATION "b" OF THE PASSBAND POLES 
FIG: 3.2.10 VARIATION OF e2 DUE TO A VARIATION IN "b" 
In short, one generally chooses the appropriate or optimum 
parametric values of a and b, to meet the specification of a 
desired frequency response, 
3.2.6 OPTIMIZATION: 
Having dealt with the effect of the transition 
poles, we are now in a position to describe the final step of our 
approximation technique: optimization. 
The general transfer function to be optimized, representing 
the bandpass model shown in figure 3.2.8, can be written as 
mi wn (-1) 
m i-n (i 
-Z- 
1e -aT cos«-w, -nb)T» 
Z-1... 





e -aTcoe«Ga. +2kb)T» 
keb 1 -z-1 . 2e 





-Z -1 e -aT cos«ci +nb)T» un Z- 
aT -2 -2aT n=l 1 -z . 2e COP( 
(Gý 
p +nb)T) +z .e 
(3.2.28) 
where the sepetration. between passband poles is 2b and that 
between transition poles is b. 
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The optimization procedure used in the proposed approach 
is a modified version of the "Gradient Method" (29), (40)-(43), 
in which the principle of "Steepest Descent" is employed. The 
method of gradients or steepest descent is intuitively attractive 
and has had a long history of application. Cauchy referred to it 
in an 1847 publication in connection with the solution of 
simultaneous equations. The thought behind the method is quite 
simple: if one starts at any point and goes continuously downhill, 
a minimum must eventually be reached. 
In essence, the optimization process of the proposed linear 
phase approximation technique is the finishing touch which refines 
individual designs by optimizing the set of parameters ta, b, WJ 
to suit the tolerance set Z(w). In the process, the error set 
is minimized, while the transition slope AL111 (e 
jc4T )I is maximized, Aw T 
for minimum passband ripple and steepest transition skirt coupled 
with a sufficient amount of out-of-band attenuation to satisfy a 
given specification. 
This process is in fact a (n+2)-dimensional search problem 
as there are (n+2) parameters in all. The process is beat carried 
out with an interactive on-line computer programme, with graph- 
plotting facilities, so that the designer can vary the paramters 
with visual aids from an instantaneous plot of the frequency 
response. In the latter part of this section, we shall describe 
an N-dimensional search programme suitable for such purposes, 
Experience has shown that by first calculating the magnitude 
of the passband ripple ca 
2 
by equation(3.2.21) to satisfy the 
tolerance set 4 in equation(3.2.24), we can reduce the number of 
parameters to n i. e. 
tW 
nI and 
the whole problem simply becomes an 
optimization of the set 
. 
of transition samples t1; n1 
to satisfy 4. 
and to maximize "III (e j(4T The out-of-band attenuation MT 
achievable in a particular design depends on the parameter a and 
the number of transition samples used. The ripple ratio % can 
specify the value of b for a given a, to suit ý in equation(3.2.24) 
which in turn dictates the number of passband poles N required. 
Whenever a set of ta, b) fails to meet specification of a desired 
frequency response, even after optimizing the weights tW. 1, one 
then simply change to a "tighter" set of ta, b) . However, the 
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optimization of tW 
nI 
is seen to be more important in most cases 
than that of the set [a, b) which can be regarded as a sepetrate 
problem in this instance. In deciding the number of transition 
samples required, one simply starts off by inserting one pair of 
transition poles in the transition bands on both sides of the 
passband, and increasing the number of transition pole-pairs to 
achieve the required attenuation, while changing the values of the 
set ka, b) if necessary. Experience has shown that the process of 
optimizing JW ný may 
introduce small variations in the precalculated 
value of the passband ripple 42, however, these variations can often 
be easily adjusted. 
The optimization procedure can be broadly divided into three 
seperate steps as follows: 
STEP ONE: We start off with a one dimensional search for a given 
design by varying W1 between the values of 0 and 1. An 
empirical value of W1 is first found between 0 and I as 
an initial value for the search programme. This will 
apply in general to the whole set of JW nI whence we 
start optimizing from a set of empirical values which 
may in some cases vary quite drastically from the final 
optimum values. Figure 3.2.11 shows the variation of 
All (e JoT )I through the optimum value of W in the one 4T 
dimensional search. 




FIG- 3.2.11 ONE DIMENSIONAL SEARCH ON THE W I- LINE 
We stop at finding the optimum value AI for the transition 
sample W1. If the response at this stage does not satisfy 
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the desired specifications, for instance, a lack of 
out-of-band attenuation, we can then try a "tighter" set 
of a, b and repeat the whole one dimensional search. 
Failing this, we then go on to two transition samples 
and follow a two dimensional search in step two below. 
STEP TWO: We begin the two dimensional search by first plotting 
W, =I and W,, =A I 
in a graph of W1 vs W 2* To find another 
point in this W 1-W 2 plane, we decrease W1 
from its preset 
value of unity to a slightly smaller fraction, and repeat 
the one dimensional search by varying W2 as in step one 
until we reach the point A2 in figure 3.2.12 on the A-line 
as shown. This A-line is then our first "line of steepest 












FIG: 3.2.12 TWO DIMNSIONAL SEARCII FOR THE OPTIMUM 
W2 
VALUES OF W1 AND W2 IN THE WI -W 2 PLANE 
Having defined our A-line in the Wl-W, ) plane, we now 
perform a simple search using the values of points along 
the line until we eventually arrive at the point A where 
Ak-- rn .3 
-LI11 (e 
jwT)l 
is once again optimum. Now a new line of dw T 
steepest slope can be found by keeping W1 fixed at the 
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value A3 and linearly varying W2 till we find BI on 
the B-line; then perturbing WI from this value and 
varying W2 as before to give the point B 2* As before, 
perform a simple search along this B-line until we come 
to B where -d-111 (ejwT)j is once again optimum. Now, 3 ddu T 
if the difference between the optimnm values of 11(z) at 
A3 and B3 is negligible, or falls within a certain 
design threshold, then the two dimensional search has 
come to an end with B3 as solution, otherwise, iterating 
the same process above as before, until the ultimate 
optimum solution is reached. 
STEP THREE: Finally, if further attenuation is requiredo one has to 
resort to three transition samples, necessitating a 
three dimensional search in the W 1-W 2-W3- space. 
The 
three dimensional search follows closely the reasoning 
of the one dimensional and two dimensional searches. By 
analogy to the one and two dimensional searches, we 
first set WI to unity and with the previous solution BI 
for W2 and W 3' we plot a point in a three dimensional 
WI _W 2-W3- space as shown in figure 3.2.13. To find 
another point in this space, we perturb the sample W1 
from its preset value of unity, and repeat steps one 
and two above. Having fixed two points in space, we can 
draw a three dimensional line along which we search for 
our optimum solution for approximating 11(z). From the 
points A,, A2, A3 on the A-line, we again produce as 
before a second B-line and repeat all the above steps 
until we reach our new optimum solution on this line as 
B 3* This three dimensional search ends when solutions 
on consecutive lines have a negligible difference, 
otherwise, the search continues. 
The above optimization procedure can obviously be extended 
into an N-dimensinnal search procedure for optimizing N variables. 
However, the procedure will be most efficient for filter designs 
with up to four transition samples in their transition bands, and 
in practice, one rarely requires more than three transition samples 





FIG: 3.2.13 THREE DlMENSIONAL SEARCH FOR THE 
OPTIMUM VALUES OF Wlt W2 UP W3 
IN THE W l-w 2-W3- SPACE 
Moreover, this search procedure- converges rapidly for a 
single pair of transition poles for the bandpass model, corresponding 
to a simple one dimensional search. Often we find that if more 
computing time is available, a few dB's of extra stopband attenuation 
is achievable. Thus there is always the inevitable tradeoff between 
computing time and performance. 
Chapter eight shows examples of actual designs of some 4-pole 
bandpass filters where passband ripples are apparent. In designs 
where the transition skirt is more gradual, the stopbands do not 
exhibit out-of-band ripples. However, when the designs are further 
optimized for the steepest transition skirt possible, then out-of- 
band ripples become apparent. 
So far, the general design model has been relevant to bandpass 
filters, however, as previously mentioned, when other designs are 
required, suitable modifications should then be made accordingly. 
For instance, a lowpass design will involve dropping all poles in 
in the infinite structure beyond the upper transition band. The 
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same tolerance set and error set can also be defined similarlyq 
while the above optimization procedure still applies except that 
we are dealing with individual transition samples and not pole- 
pairs as in the bandpass case. Equation(3.2.28) is correspondingly 
modified to become 
k1- aT N (-i) (i-z- .e cos(2 bT» L(Z) = 2: -1 -aT -2 -2aT k-1 1-z . 2e cos(2kbT)+Z e 
mw 
N+n(, 
_z-1. e-aTeos«w+nb)T» u n(-1) 7.1 T 2aT -. -a Äl -") .- n21 1-z 2e cos«c.. +nb)T)+z e 
(3.2.29) 
3.3 ZERO-SHARING PROPERTY: 
In equation(3.2.28)t we observe that the 
coefficient of the zero in the numerator of each elemental filter 
is exactly half the value of the coefficient of the r- 
I term in 
the denominator, which produces the poles of the filter. Thus, in 
the filtering process, only two multiplications are required to 
generate an output term in each second-order section, as opposed to 
four multiplications required in a general second-order section, 
where both the numerator and the denominator are quadratic. Iloweverp 
this is not all the savings to the proposed design technique. In 
this section, we will further point out alternative forms of equation 
(3.2.28) for the general design model leading to a zero-sharing 
property of the proposed approach. 
We recall from general system theory that the positions of 
zeros in a transfer function have only effects in the stopband 
region, while the passband characteristics are mainly governed by 
the positions of the poles instead. Hence, we can move the positions 
of the zeros of the elemental filters arbitrarily, provided that 
they do not fall within the passband. This suggests an alternative 
form of equation(3.2.28) as follows: 
m 
n(-1) 
M, -n (i -, -i.. -aT ) H(Z) = 2: 
-aT 
-nh)T) +z-2 




0 -Z -1 _. 
e -aT )+ 
z -aT -2 -2aT k=o 1 -z- 
1.2e 
cos((&ý+M)T) +z e 
m1 +N+n+l 1 -aT Ilu wn (-1) (1 -Z- .e 
7- 
-1 -aT -2 -2aT n=l 1 -Z . 2e cos«-i p +nb)T) +z .e 
(3.3.1) 
Now, in equation(3-3-1), the zeros have been moved close to 
the unit circle and made equal for all elemental filters. Since 
the zeros of all elemental filters are now made equal, the above 
equation can be written as 
It 1w n(-') 
M1 -n 
+ 11(z) = (I-z- 
1. 
e- aT) I-Z- 1.2e- aTcos((w. -nb)T)+z -2 e -2aT' 
N-1 (-I)m 1 
+k 
-1 aT Z-2 -2aT k=o 1-z 2e cos((w, +2kb)T)+ e 
M1 +N+n+l 
I aT aT n=l I-Z- . 2e- cos((6j, +nb)T)+z-o . e--o 
I 
(3.3.2) 
We notice that by writing equation(3.3.1) in the form of 
equation(3-3.2), we have altered the physical realization of 11(z). 
In equation(3.3.2), we have a nonrecursive section in cascade with 
a number of recursive second-order sections in parallel. This 
equation(3.3.2) now represents a further saving in hardware for the 
simple reason that we are now sharing the zeros among all elemental 
filters. However. this is bv no means the end of the savinLy. if we 
further note that the zeros are now quite close to the unit circle 
for small value of a. This implies that we can virtually move the 














-2 -2af kL 1-z- . 2e cos((ci, +2kb)T)+z .e 
MI +N+n+l 
z 
aT -2 -2aT n=l 1-Z-1 . 2e- cOs((04,, +nb)T)+z eI 
(3.3.3) 
The term (1-z- 1) actually represents (x n- x n-1 
) in the 
difference equation for the general model which is clearly the 
differential input of the difference of the input signal xn and 
its delayed version, x n-1* 
Hence, in realizing the zeros of 
equation(3-3-3), we only need one subtraction and no multiplication 
at all, which is again a saving in hardware. This is very important 
in realtime digital filtering, where minimum multiplication time 
is the main objective, since multiplication is the essential factor 
governing both the throughput rate and the hardware volume required 
for a particular digital filter. 
In this section we have discussed the zero-sharing property 
of the proposed technique for realtime filtering, in the next 
section, we shall describe another important aspect of this 
technique: pole-sharing property. 
3.4 POLE-SHARING PROPERTY IN FILTER BANK IMPLEMENTATION: 
As previously mentioned, in many realtime applications, our 
objective is to design a bank of n bandpass filters for frequency 
analysis purposes. A conventional approach would lead to a 
straightforward realization of n individual bandpass filters, 
though the frequency sampling design can offer a po 
' 
le-sharing 
property which saves on the computational effort. On the other 
hand, a closer examination of our proposed technique would reveal 
an interesting pole-sharing property which also enables immense 
savings in the number of elemental filters used in the actual 
implementation of the filter bank. 
If one were to use the proposed technique to design the 
filter bank in the above straightforward manner, one would require 
n(M 1 +M u +N) elemental 
filters to realize the design. However, due 
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to the modularity of the resultant design which requires only the 
paralleling of a number of elemental filters to form a higher-order 
filter, some of the poles between adjacent bandpass filters are, 
identical and can therefore be shared thein. This further implies 
that only x(M 1 +M u +N) additional elemental 
filters are needed for 
each bandpass filter, if x poles are shared between adjacent 
filters. For instance, if x-2, n=200, (M 1 +M u +N)=4, 
then a total of 
200(4-2)+2 or approximately 400 poles are needed instead of 800 in 
the straightforward realization. Figure 3.4.1 depicts the situation 
in which adjacent filters, for example the nth and the (n-l)th 
filters, share their poles in their implementations. 
Im 
e 
COMPLEX POLE-PAIR OF AN ELEMENTAL FILTER IS 
REALIZED WITH A SECOND-ORDER DIGITAL RESONATOR. 
In figure 3.4.1, the zero-sharing property is also shown 
in the z-plane. Each elemental filter is realized with a second- 
order digital resonator consisting of a complex pole-pair. 
FIG: 3.4.1 POLE-SHARING STRUCTURE IN THE Z-Pl. ANE. EACH 
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Figure 3.4.2 shows the response of the filter bank and the 
bandpass filters are each made up of two passband poles and two 
transition poles. In physical realization, single poles only exists 
in first-order digital filters with complex coefficients. Therefore, 
in our realization, we have chosen complex pole-pairs realized with 
second-order digital filters with real coefficients. Nevertheless, 
in the above illustration, we have referred to 4-pole bandpass 
filters in the filter bank for the sake of simplicity. These filters 
are realized with four elemental filters and the reader shoilld also 
be aware of a conjugate 4-pole bandpass filter which exists for every 




ýKM OF ME 
FIG: 3.4.24FItEQULNCY RESPONSE OF THE POLE-STIAREP FILTER 
BANK OF 4-POLE BANDPASS FILTERS. 
In general, if the number of poles being shared is doubled, 
the magnitude of the savings available increases by unity. For 
instance, if (M 1 +? 1 u +N)-6, x=4, 
then a total of 400 poles are needed 
in the above example of 200 filters in the bank, as opposed to 1200 
poles in the straightforward realization, giving a saving of the 
order of magnitude 
3.5 COMMENTS ON CONW24TIONAL REALIZATION SCHEMES FOR THE PROPOSED 
DESIGN TECHNIQUE: 
The resultant modularity of the proposed 
design yields a simple and modular approach to the realization of 
a digital filter. In this section,, we shall examine the 
realizations of design equations (3.2.28), (3.3.1), (3-1.2) and 
(3.3-3) using conventional schemes. The details of these schemes 
used in this section are being given in section 4.1 in chapter 4. 
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Since higher-order filters simply means the paralleling of a 
number of elemental filters, equations (3.2.28) and (3.3-1) will 
have the following structure: 
LOWER TRANSITION POLE M 
W j(-I) 
-F-OliElt TRANSITION POLE 11. L nx PASSBAND POLE 1 
PASSBAND POLE N 
A) M+N UPPER TRANSITION POLE W Iw 
1(-i) 
UPPER TRANSITION POLE Mux N+M + 
wm 
FIG: 3.5.1 PARALLEL REkLIZATION SCHEME OF A 
BANDPASS DESIGN 
Yn 
Figure 3.5.1 shows a parallel realization scheme where all 
elemental filters are scaled with the optimized weightings and 
phase-modified. Their outputs are then summed to give the final 
output of the bandpass filter. Figure 3.5.2 shows the conventional 




FIG: 3.5.2 CONVENTIONAL CANONIC STRUCTURE FOR 
AN ELEMENTAL FILTER AS A POLE 
?4 
As mentioned before, the poles of the bandpass filter are the 
poles of the elemental filters used to approximate the desired 
bandpass response. Each pole of the bandpass filter can in fact be 
realived with a first-order section, however, in our implementation 
we use second-order sections instead. The use of second-order 
sections with real coefficients avoids the need of performing 
complex multiplications required if first-order sections were used 
instead. Por equation(I. 2.28), the coefficients of the elemental 
filters realizing the poles are: 
-e -aT cos((6A,, -nb)T) in the lower transition band, 
-e -aT cos((Qt+2kb)T) in the passband, 
-e- 
aT cos((q., +nb)T) in the upper transition band. 
O, e- aT cos((Aj -nb)T) in the lower transition band, .v 
'2. e- aT cos((QP+2ki))T) in the passband, (3.5.2) 
, 
2. e -aT cos( (cj;, p +n 
b) T) in the upper transition band. 
in the lower transition band, 
-e - 
2aT in the passband, 
in the tipper transition band. 
Similarly, we have for equation(I. 3.1), 
in the lower transition band, 
-e- 
aT in the passband, 
in the upper transition band. 
while the coefficients -A and -P .. are exactly the same as those in 
equations (3.5.2) and (3.5-3) respectively. 
As previously mentioned in section 3.3, the multiplier r in 
the above structure needs not be realized in practice for equation 
(3.2.28) for the second-order equations can be written as: 
Yn 2xn -A( Yn-1 -lxn-1) - A. -yn-2 
(3-5-1) 
since T=i At 
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FIG: 3.5.3 ALTEMATIVE POLE REALIZATION SCHEME 
Hence, only two multiplications are needed to yield an 
output sample from each elemental filter in equation(3.2.28) with 
the scheme in figure 3.1-3. 
In the above, it is obvious that the pole structure is the 
same for all elemental filters, while they only differ in their 
filter coefficients. However, the realizations for equations 
(3-3.2) and (3.3.3) differ from those of equation, 3(3.2.28) and 
(3-3-1) above slightly, in that the zeros of each elemental filter 




LOWER TRANSITION POLE KIx 
LOWER TIUNSITION POLE W. Ix 
PASSBAND POLE 1x 
+ Yll 
PASSBAND POLE NX 
UPPER TRANSITION POLE W, x 
UPPER TRANSITION POLE M-ýýx 
FIG: 3.5.4 ZERO SHARED REALIZATION OF A 
BAND13ASS FILTER DESIGN 
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The scaling multipliers have the same coefficients as those 
shown in figure 3.5.1 where the outputs of individual elemental 
filters are optimized. The zero structure shown in figure 1.5.4 
is a first-order nonrecursive section shared among all the inputs 
to the modified pole structures as depicted below: 
INPUT FROM SHARED-ZER POLE OUTPUT 
FIG: 3.5.5 PO1, E REALIZATION SCHEME FOIL 
THE ZEIIO-SIIARED STRUCTURE 
The realization scheme for equation(3.3-3) will simply be 
that of figures 3.5.4 and 3.5.5, with the -e -aT multiplier in the 
noprecursive shared-zero section in figure 3.1.4 made unity i. e. 
the input to the parallel combination of poles is now xn -x n-1* 
Conceptually, the resultant transfer function from equations 
(3.2.28), (3.3.1), (3.3.2) and (3.3.3) can be represented as a 
vectorial combination of the elemental filters to form a composite 
frequency response as follows: 
T (z) 
m+ (_J) 
)1 1 +l H(Z) . Hm 
1 
m1 +2 M +N+ Ip 
Hp(z) ....... + (-1) 
1 N(Z) 
M, +N+2 
UT(Z) ....... +m1+Mu 
+N+ 1HT 
1 (-1) M 
(3-5. 
where II 
T (z) is an elemental filter response in the transition bands 
and 11 
P (z) is an elemental filter response in the passband. 
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Finally, to conclude this section, we shall depict the 
realization scheme of the pole-shared structure of the filter bank 
in section 3.4 for n adjacent bandpass filters. Assuming that two 
transition and two passband poles are used for each bandpass filter, 




FIG: 3.5.6 REALIZATION SCHEME FOR THE ZERO-SHARED, 
POLE-SHARED FILTER BANK OF ''n" BANDPASS 
FILTERS. 
FILTER BANK INPUT wl 
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In figure 3.5.6, the outputs of the n bandpass filters are shown 
to be y n, n' Yn, n-l' *** ' Yn, 1 respectively. 
In the above 
configuration, the passbands and transition bands of the n bandpass 
filters are made equal. In general, the passbands and transition 
bands of these filters need not be equal, and the number of passband 
poles and transition band poles can vary from filter to filter. As 
regards efficiency and savings, this section has pointed out the 
fact that the proposed design technique provides savings in terms 
6f reductions in computational effort and hardware, even when being 
realized with conventional realization schemes. However, in chapter 
five, we shall discuss a novel hardware implementation of high-speed 
digital filters which provides more savings in terms of hardware, 
speed and power consumption. Nevertheless, the proposed design 
technique in approximating an arbitrary frequency response is highly 
modular in its implementation, and higher-order filters can readily 
be implemented by simply paralleling more elemental filters in the 
passband and/or the transition bands. 
3.6 REALTIME CALCULATIONS OF FILTER COEFFICIENTS: 
As has been mentioned earlier, realtime calculations of filter 
coefficients can cut down dramatically the coefficient storage 
requirement of a large number of filters, for example, in a realtime 
filter bank implementation. In this section, we point out an 
formula for the realtime calculations of the 
coefficients of the elemental filters in equations(3.2.129), (3.3.1), 
(3-3.0") and (3-3-3). A careful examination of the above equations 
wonld reveal the fact that the coefficients of adjacent elemental 
filters differ only in the z- 
I terms. Consider, thereforet any two 
adjacent elemental filters in equation(3.2.28) which can be 





1. jaT cos(ribT» 







n+l(z) -- -1 -aT " -2aT 
(3.6.2) 
1 -Z . 2e coa(-n-+ý-IbT) +z- .e 
84 




(z) can be obtained from that of 
11 (z) via the formula 
cos(iF+--lbT) = cos(nbT+bT) 
= cos(nbT)cos(bT)-sin(nbT)sin(bT) 
(3.6.3) 
As the angle bT is small for large T and small b in narrowband 
filter implementation, therefore, cos(bT) varies between the values 
I and 0.9998 approximately i. e. cos(bT)t--1, and equation(3.6.3) can 
then be written as 
cos(W+-IbT) = cos(nbT)-sin(nbT)sin(bT) 
(3.6.4) 
Hence, cos(-n+. -fbT) can be represented approximately by the 
difference of cos(nbT) and the term sin(nbT)sin(bT) which represents 
the small interpolation value sin(bT) since the angle bT is small. 
Consequentlyt equation(3-6.4) represents an efficient way of 
calculating the coefficients of one elemental filter from another. 
This implies that the coefficients required in, say, a filter bank 
implementation, can be derived in realtime instead of prestored in 
a coefficient memory. For instance, in multiplexed digital filtering 
the coefficients of another channel can be calculated in realtime 
while the arithmetic unit of the digital filter is filtering its 
predecessor. 
3.7 THE CHOICE OF SAMPLING FREQU124CY 
If the elemental filters are derived from a continuous model, 
for example, by an Impulse Invariance transformation, it is trite 
that if "quantization effects are ignored", the derived digital 
elemental filters approximate the continuous model closely as the 
sampling period T decreases. This is clear from the aliasing 
effects inherent in the Impulse Invariance transformation. However, 
when the bandwidth of individual poles is small compared with the 
sampling frequency, the above aliasing effects will be minimal. Thust 
it is useful to define the index BT which is the ratio of the pole's 
bandwidth B to the sampling frequency I/T. 
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The bandwidth of the poles of the elemental filters in 
equations(3.2.28), (3.3.1), (3.3.2) and (3-3-3) is given by 
B=2a (P3.7.1) 
such that BT=2aT (3-7.2) 
This gives an indication of the "degree of aliasing" of the poles 
and hence their suitability in any design using the proposed 
approximation technique. However, in some cases, the invariance 
of the impulse response may be all that is required in the design, 
and this is by no means a function of the sampling frequency. 
Alternatively, in the case of a bandpass filter design, the 
ratio of the passband or bandwidth of the filter to its centre 
frequency, termed the percentage bandwidth, gives also a useful 
indication of how close will the resultant design match the ideal 
specifications. For instance, in the case of narrowband designs, 
the percentage bandwidth will be very small and the resultant 
frequency response will suffer little aliasing effect if any at all. 
In view of the above, our proposed approach therefore calls 
for high-Q narrowband elemental filters where the ratio BT becomes 
extremely small, and any aliasing effects present will be quite 
negligible. In addition, the proposed design technique is very 
suitable for narrowband filters, while wideband designs may reqnire 
a large number of passband poles to yield a sharp response. As in 
above, the percentage bandwidth of a pole can be similarly defined 
as B/c-,, where C44 is the resonant or centre frequency of the pole. This 
then serves as a useful index independent of the sampling frequency. 
Nevertheless, in some cases, an increase in the sampling fregiiency 
will help, but there is a certain limit when quantization effects of 
a finite wordlength processor is taken into account. These effects 
will be discussed in detail in chapter six. 
3.8 CONCLUDING REMARKS: 
In general, to meet a particular filter's specifications, tile 
designer is often left with the options of either using a low-order 
design or an equivalent higher-order design. The choice appears to 
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be arbitrary, but in practice, depends very much on finite 
wordlength effects, such that the designer has to compromise for 
the best solution. Consider now an approximation of a frequency 
response H(z) where high-order poles are used instead of simple 
poles as in equation(3.2.28). Therefore, equation(3.2.28) will now 
be written as 
M1Wn (_, )n 1-z- 1e -aT cos((Q-nb)T) 
P+ 
11(z) Z-1. -a T -nb)T) 
-2 e -2aT n=1 NZ A cos((q +Z 
1. J., 
op 
Nm1 +k 1-z- 1e -aT cos«44+2kb)T) + Z 





-1 -aT 1) it W n(-') 
I-z .e cos((Q, +nb)T) 
n; 1 I-z -1 . 2e 
-Itr co s( (ej,, +nb) T)+ z- 
2e -2aT 
It I 
where P> 1, Q>l. (3-8.0 
Figure 3.8.1 depicts a possible realization scheme for equation 
(3.8-1) for M1 -Muml, N=2 and P=Q=2. The z-plane diagram will be the 
same as before except that we have all double poles instead of 
simple poles at each pole location. 
W- 
ý SIMPLE POLE Tl I 
SIMPLE POLE III 
x 
n 
ISIMPLE POLE P2 I 
SIMPLE POLE TI 
ISIMPLE POLE Tll 
SIMPLE POLE PI 
SIMPLE POLE P2 
X SIMPLE POLE Tl 
w 
FIG: 3.8.1 A POSSIBLE HIGH-ORDER REALIZATION 
OF A 8-POLE BANDPASS FILTER 
n 
The scaling parameters P is are used to prevent filter overflow 
between stages. 
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In conclusion, we have proposed in this chapter a design 
technique, which is particularly suitable for designing filter batiks, 
for high-speed realtime digital filtering. In this design technique, 
the use of a proposed frequency-sampling procedure results in a 
closed-form expression for a linear-phase equiripple passband structure 
which is further optimized by a proposed optimization procedure to 
yield a final optimum transfer function. Thus, the proposed design 
technique involves two steps. First, we sample, in frequency, the 
ideal spectrum of a digital filter to be approximated. The sampling 
is performed by distributing elemental filter responses, called the 
frequency samples, uniformly across the passband, so that the entire 
spectrum of interest is sampled "adequately". Next, we erect 
frequency samples in the transition band(s), called the transition 
samples, at closer equispaced intervals than those in the passband, 
to improve the transition characteristics and to provide increased 
flexibility in locating the cutoff frequencies in the passband and 
the stopband(s). The above elemental filters are high-Q resonators 
in the proposed design technique. In the second step of the proposed 
approximation of the desired response, we optimize the design to 
provide an optimum structure. In particular, the transition frequency 
samples are being optimized to yield the steepest transition skirt(s) 
possible. Under the proposed optimization procedure, the resultant 
or final filter response is tailored to suit individual specifications 
given, and in general, larger stopband attenuation and more reduced 
sidelobes cart be obtained. Linear phase within the passband is 
maintained by having all poles at equal distance from the unit circle 
and also "pliase-modified". Nevertheless, a novel feature of the above 
proposed design technique is the use of optimized high-Q resonators 
as elemental filters to sample in frequency along a circle within the 
unit circle, at two different sets of equispaced sampling points (one 
in the passband and the other in the transition band(s)), thereby 
producing a closed-form expression to approximate a desired response. 
In applying the proposed optimization procedure, more emphasis i's 
placed on the constraints in the transition band(s) in sitch, a way that 
the number of variables in the process have been reduced. Furthermore, 
the effects and sigTiificance of introducing these transition samples 
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in the proposed design technique have been thoroughly explored. An 
additional feature of the proposed design technique is the possibility 
of realtime calciilations of the filter coefficients. Nevertheless, 
the proposed design techniqtie offers a reduction in hardware, even 
when implemented with existing approaches in hardware implementation. 
This is feasible via the modularity of the resultant design which 
allows both zero- and pole-sharing as well as realtime computations 
of filter coefficients, so as to reduce the storage requirement of, 
for instance, a filter bank implementation. Such applications will 
be discussed in chapter nine in this thesis. Finally, the modularity 
feature of the prol)osed design technique means high-order filters 
can be achieved simply by parallelling more lower-order (sub) filters 
(or elemental filters). 
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CHAPTER FOUR 
A REVIEW OF CONTEMPORARY 
HARDWARE IMPLEMENTATIONS OF DIGITAL FILTERS 
4.1 INTRODUCTION: (117) 
A digital filter can be implemented either by programming a 
general-purpose computer, as a computer routine, or by constructing 
a special-purpose digital processor using electronic hardware. In 
section 3.5, we outlined and commented on the conventional approach 
to the realization of the proposed design technique for realtime 
filtering. In this chapter, we shall review contemporary hardware 
implementations of these realization schemes. 
In general, one almost always realizes an Nth order di. ffital 
filter as a cascade or parallel combination of first-order and 
second-order digital filters in order to assume that small errors 
in the coefficients, due to rounding, do not result in unacceptably 
large errors in pole positions(44) which may further lead to 
instability. The parallel form of an Nth order digital filter 
realization results from a partial fraction expansion of the griven 
transfer filnetion in its direct form 
N 









into the form 
m yj z+ Yo j ( Z) - ro +l p J=j 
182j sz-2 +Alj. z-l +1 
while the cascade form corresponds to a factorization of the 
numerator and denominator polynomials of equation(4.1.1) to briniz 
forth the form 







where M is the least integer greater than or equal to N/2. 
The digital circuit layouts corresponding to equations(4.1.2) 
and (4-1-3) are shown in figures (4.1.1) and (4.1.2) respectively. 
x 
FIG: 4.1.1 THE PARALLEL FORM OF, REALIZATION OF 
A GINERAL Nth ORDER DIGITAL 'FILTER 
in 
FIG: 4.1.2 THE CASCADE FORM OF REALIZATION OF 
Yn 
n 
A GLNEIIAL Nth ORDER DIGITAL FILTER 
01, Ad 0ý4 
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4.2 HARDWARE IMPLEMEN TAT IONS USING CONVENTIONAL MULTIPLIERS 
AND ADDERS: 
In this section, we first distinguish the notions 
behind multiplications in digital filter circuits by conventional 
multipliers and by memory technique. In a conventional multiplier, 
the partial products of the multiplication process are formed by 
some logic gates, while their summation to form the final product 
is performed by conventional adders. Consequently, the speed of the 
multiplication process depends on the total logic gate-delay in the 
partial products formation and the total addition time spent on 
summing these partial products to form the final products. 
In contrast, when the equivalent function of a conventional 
multiplier is performed by the use of memory, the partial products 
are precalculated and stored in a memory while being read out later 
to form the final product. This memory technique is often referred 
to as table lookup, and the summation of the partial products in this 
multiplication process is performed by conventional adders as well. 
The speed of multiplication via the memory technique is thus the 
memory access time plus the partial products summation time. In 
general, the partial products formed in the above two multiplication 
processes are different and hence their summation times are also 
different. Nevertheless, a conventional adder forms the sum of two 
numbers by a connection of some logic gates while the above memory 
technique can also be extended to perform its equivalent function 
without any logic functions. 
In section 4.1, figures 4.1.1 and 4.1.2 show the essential 
digital components for the hardware implementation of a digital 
filter, viz., multipliers, adders and delay elements. The 
multiplications of the filter variables by the constant filter 
coefficients are performed by conventional multipliers unless 
superseded by memory techniques which will be explained in the next 
section. The delay elements are realized with shift registers and 
addition performed by conventional adders or memory techniques. 
Furthermore, all filter coefficients are prestored in a seperate 
coefficient memory. 
The paper by Jackson, Kaiser and McDonald (415)) can be regarded 
as a classic in the hardware implementation of digital filters using 
9 21 
conventional multipliers. In their approach, they have used a, 
serial-mode multiplier for the circuit realizations of figures 
4.1.1 and 4.1.2. Their serial-mode multiplier multiplies two 
numbers in a bit-by-bit manner while the summation of partial 
products is also in a serial manner. The advantage of their serial 
implementation is economy in hardware and a tradeoff between 
accuracy and processing speed of the resultant digital filter. 
However, in general, a serial-mode implementation is much slower in 
comparison with a parallel-mode implementation and the operational 
speed depends largely on the wordlength of the processor. 
On the other hand, the paper by Gabel (46) describes a parallel 
implementation in contrast to the above serial implementation. Unlike 
serial-mode multipliers which multiply one bit at a time, the 
parallel-mode multipliers are theoretically independent of the 
wordlength used. While an increase in internal wordlength of a serial 
implementation necessitates a longer processing time, the parallel 
implementation treats all bits of filter variables and coefficients 
simultaneously, thus requiring a minimum processing time. Hence, in 
the parallel mode, the tradeoff is between hardware and accuracy as 
considerably more hardware is used when compared with the serial iflode. 
Furthermore, in a serial implementation, the serial multiplier yields 
partial products individually and their summation is performed two at 
a time, thus the complexity of the control circuitry increases. On 
the other hand, all partial products are formed simultaneously by 11 
parallel multiplier and summed all at once, therefore, the control 
circuitry required is a minimum. 
In short, multipliers are in essence a major factor in 
determining the operational speed, power consumption and hardware 
complexity of the implementations of digital filters. As such, the 
ultimate cost of digital filters implemented with conventional 
multipliers will depend very much on the "efficiency" in employing 
them. Mori, in his paper (48), has proposed a streamlined operation 
of digital filters using conventional multipliers in a "cellular 
structure" of their arithmetic units. Besides array multipliers (10) 
(49), (50), (51), (52)v'pipeline multipliers (53), (54), (55) have also 
been used to speed up the filtering process by the efficient use of 
multipliers. On the other hand, Bin-Nun and Woodward have propoged 
Q3 
a modular api)roach (96) in the hardware implementation of digital 
filters which greatly improved the use of conventional multipliers. 
Moreover, many important algorithms (97), 08), (59), and designs of 
high-speed conventional multipliers and adders (60)-(68) have been 
proposed, however, their speeds have been mainly limited by the 
fundamental carry propagation path (69) in all digital systems. 
In conclusion, it might be worth pointing out that most 
hardware implementations of digital filters rely mainly on the above 
efficient uses of multipliers and adders. For high-speed operation, 
the parallel triode is predominant, necessitating the use of high- 
speed multipliers and adders which often increases the hardware 
required and power consumption. In particular, array multipliers 
are often used in conjunction with carry-save and/or carry-look- 
ahead adders for speed, but, at the expense of excessive hardware 
and power consumption, 14-t alone the cost of implementation. Other 
contemparary hardware implementations include memory technique 
which is the topic of the next section. 
4.3 REPLACEMENT OF MULTIPLIERS BY MEMORY TECILNIQUE: 
The use of semiconductor memories as multipliers in digital 
filters dates back to as far as the late 1960's (70). In his paper 
(71), Ilemel shows a straightforward realization of multipiers lising 
read-only-memories (ROM's) and conventional adders. However, lie 
also points out that the straightforward approach will be as good as 
any other method but for the fact that if the wordlengths of the 
numbers to be multiplied increase beyond four bits, then the size 
of the memory required grows very rapidly. For irstance, for two 
5-bit numbers, the total word count is '2)(5+5). 10204, and the output 
must be 10-bit long, that is a total bit count of 10240. For two 
6-bit numbers, the total bit count is 49112, while for two 8-bit 
numbers, the situation tins become 9 WC impractical for the bit 
count is now more than a million bits. No single memory with a 
million bits is available at present, and if a number of smaller 
memories are interconnected to achieve this size, the cost becomes 
prohibitive let alone the speed of the multiplier. To overcome 
this problem, some efficient algorithms have been used which will 
be introduced in the coming sections. 
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4.3.1 BYTE-SLICED TECNIQUE IN ROM MIMPLICATION: 
By using a more subtle means to produce an equivalent table 
lookup multiplier, the bit count of the table lookup memory has 
been reduced to 8192 for two 8-bit numbers. The algorithm used to 
achieve this reduction in bit count is based on the fact that one 
can represent each of the numbers to be multiplied, A8 and IY,, as 
the sum of two smaller bytes. One byte is simply the last four 
bits of the given numbers and the other is the first four bits 
followed by four zeros. Thus,, 
A8A4+ &A 4 
(4.3.1) 
where A4 XXXXOOOO (4.3.2) 
and &A 4 xxxx 
(4.3.3) 
and each X represents a binary 0 or 1. The other factor B8 is 
similarly subdivided. Hence, with these representations, one can 
work out an algorithm for the original multiplication which can 
now be represented and reconstructed as the sum of several 4-bit 
multiplications: 





-A4*B4+A4* AB 4+ AB VB4+ AA V AB 4 
(4.3.4) 
These four products and their sum can be implemented in four 
2048-bit ROM's and five 4-bit adders as shown in figure 4.1.1. 
The multiplication time of the system is equal to the ROM access 
time plus the addition time of two layers of adders. Hence, if the 
memory size is comparatively large, then its access time will be 
longer correspondingly, thus lengthening the multiplication process. 
We next consider a general form of the above algorithm for two 
unsigned binary numbers, while signed numbers require a modification 
of the existing algorithm. Let the two numbers be 11(p bits) and K 
(q bits) as follows: 
11 =hhh (4.3.5) 
()5 
kqk3k2k1 (4.3.6) 
where h0 and k0 are the least significant bits and hp and kq 
are the most significant bits. 11 may be expressed as 
It = ....... C+B+A....... 
(4.3-7) 
where A=.... 000h n-1 .... 
11 3h2hIh0 
(4.1.8) 
B=.... 000h 2n-l**'** 11 000 ... 
(4.3.9) 
C=.... 000h 3n-l''*** h 2n 000 ... 
(4.3.10) 
and n is an integer greater than unity and less than the total 
number of bits in 11. Similarly, K may be expressed as 
K ....... It +Q +p....... 
(4.3.11) 
where P .... 000k . ... k3 Ic 2kIk0 
(4.3-12) 
Q .... 000k 2m-l '*''* k 000 ... 
(4.3.11) 
R .... 000k 3m-I -- k 2m 
000... (4.3.14) 
and m is an integer greater than unity and less than the total 
number of bits in K. 
It follows from equations (4.3-5) to (4.1.14) that the product 
11K can be expressed as 
IIK=AP+ AQ+ Alt ........... + 
B11 + 110 + BU ........... + 
CP + CQ + CIL ............. 
Now, each of the "intermediate products" or partial products such 
as AP may be derived from a ROM of 2 n+ M(n+m) bits capacity. These 
"intermediate products" may then be added to form the product 11K. 
Addition of the "intermediate products" is simple to 
implement. Consider the product BQ: it is the product of tin n-bit 
byte and an m-bit byte and can be simply written as 
BQ = (000 .... 000h 2n-l'*'*' 11 n 
OOO.. )(OOO... 000k 2m-l*' km 
00.. ) 
(h h )(k k ). 2 m+n (4.3.16) 
It will thus be apparent that the "intermediate products" 
jn+ lm 
must, in general, be weighted by a factor 2, where j and 1 
being integer-s depending on the significance of the multiplicants 
of the " intermediate product". Since all "intermediate products" 
consist of (n+m) bits, it follows that the addition of certain of 
these products, for example, (AP +BQ) may be carried out without 
any adder. 
A4B4A4 AB 4 4A 4B4 
111 1111 1111 111[ 1111 111 
256x8 216x8 256x8 
ROM III ROM 211 ROM 3 
4-BIT ADDER 
C* ML* 
4-BIT ADDERJ*-ýýýý14-131T A6DEIJ 
c 
M. S. BITS 15-12 BITS 11-8 
FIG: 4.3.1 ROM MULTIPLICAT10N OF TWO 8-BIT NUMBERS 
BITS 7-4 BITS 
3-0 
However, despite a tremendous reduction in memory requirement 
when compared with the direct implementation, this algorithm also 
needs a rapidly increasing memory size when the wordlengths of the 
multiplicants are long i. e. large p and q. On the other hand, when 
n and m are small, the number of adders required rapidly increases 
and so is the number of adder layers, thus lengthening the 






corresponding multiplication time. In general, this algorithm 
works well with sign-and-magnitude representation of signed binary 
numbers which requires the minimum amount of modification. However, 
when two's complement representation is used, the weighting factor 
in equation(4-3-16) is no longer so simple. Consequently the 
length of the modified "intermediate products" in this case varies 
according to the rule of signs in the two's complement notation(72). 
In short, the algorithm works on a higher radix representation 
of the two numbers to be multiplied (56), which is naturally more 
efficient than radix 2. This further implies byte-slicing the two 
numbers into bytes shorter than their original wordlengths. The 
decomposition of numbers into bytes for multiplication is known as 
the "byte-sliced" technique. 
B. Liu et. al. (73) have considered the application of the above 
algorithm to the implementation of digital filters and obtained a 
further reduction by noting the fact that the filters coefficients 
are constants. However, they have also pointed out that when 
signed numbers are involved, then the multiplication process will 
not be so straightforward. For instance, if two's complement 
representation is used, one has to differentiate between the four 
possible cases which the signs of the multiplicants can have, viz., 
This then involves the use of different 
ROM's for different cases, thus complicating the whole process. 
If one is to use sign-and-magnitude notation, one still has to 
inspect the signs of the numbers to be multiplied for the above 
four different cases, in order to decide the sign of their product. 
However, when sign-and-magnitude notation is being used, the 
inherent benefits of using the two's complement representation are 
lost. These include the advantages that addition of numbers are 
performed irrespective of their signs and intermediate sums and/or 
differences overflows are self-corrected provided that the final 
sum/difference is in-range. 
4.3.2 BIT-SLICED TECHNIQUE IN ROM MULTIPLICATION: 
B. lin et. al. (74)-(77) have also made use of a "bit-sliced'' 




=Eax-Xb yn k=o k n-k k=I k*yn-k 
while also noting the fact that the coefficients (a k) and 
tb 
are constants. In contrast to the "byte-sliced" approach, this 
method computes the sum of products of filter coefficients and 
bit-slicedfilter variables by accumulating precomputed results 
stored in a ROM. In so doing, a string expression containing a 
summation of 2N+1 multiplications can be evaluated simultaneously 
by storing the above partial products in a single ROM instead of 
having individual ROM's for different filter coefficients as in 
the "byte-sliced" technique. This approach has thus led to 
significant improvement in speed and savings in hardware and power 
consumption. In fact, its economy has been compared with the 
"byte-sliced" technique (73) and can be measured 1by the (time)x 
(hardware) product which can have the unit of power consumption. 
BeLiu. et. al. have since then called filters designed by the 
"bit-sliced" technique "combinatorial digital filters", and by far 
this approach is to-date the most economical one in terms of speed 
and hardware (70,05). The importance of the "bit-sliced" technique 
has warrented an investigation into its application in the hardware 
implementation of digital filters. Consider a basic second-order 
section below: 
Yn ýa0xn+a l' x n-1 + a,.. x n-2 - 
ey 11-1 -b 2*yn-2 
(it. 3.18) 
with a 2ý 0 in the case of parallel realizations. Assuming that all 
signals are bounded by ±I and that B binary bits including sign in 
two's complement notation are used to represent the dnta, that is, 
B-1 j 
x as -x + 
2: x. 2 Xýe(o, nk j=l k 
where -x 
0 is the weighted sign bit. k 
qq 
Substituting equation(4.3-19) in (4-3.18), we have, 
B-1 B-1 
xj. 2-j -xo) +a (X xJ_ 2-3 -x 
0- ) 
o j=l n j=l n l* 
B-1 B-1 
Cg, xi- 2-3 -xo_ ) -b (Z y3_ 2-3 -y 
0- )- 
n 2* n21 j=l n l' n1 
B-1 
bZy2 -Yn-2) 2(j-l n-2 
(4-3.20) 
Now, B. Liu et. al. define a" coef f icient-sl icing" (74), (75) 
function 0 with five binary arguments as follows: 
. 
O(xl, x2, x3, x4, x5) =ax1 +a1. x 
2 
+a, ), x 
3 
-b x4 -b x5 
then putting (4.3.21) in (4-3.20), we have, 
B-1 




O(x 0x 0- x 0- 0- sy 
0- (4.3.22) 
nn1n Vyn n 2) 
While the function $6 can be realized by a combinatorial 
logic network of 32 distinct states (hence the name combinatorial 
filter) or a ROM with 32 locations, addressed by the five arguments 
of 0, the decomposition of numbers into their binary bits for 
multiplication is known as the "bit-sliced" technique. 
Now, equation(4.3.202) suggests a possible mechanization of 
equation(4-3.18), requiring only additions and shift-operations but 
without any multiplications involved. B. Liu et. al. suggest a 
hardware configuration as depicted in figure 4.3.2 for a second- 
order section of an Nth order digital filter. The operation of this 
filter as described by B. Liu et. al. is as follows: 
Data enter serially into delay elements z to z41 with the 
least significant bit leading. At each shift, a new vector 
J= xi'Xi 
A3jI 
appears at the input of the circuit 0tn n-I' n-2'yn - I'yn -2 
realizing j6 . The output j6 is loaded into register R1 which is 
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connected to one of the two inputs of the accumulator with a 
possible sign change for j=o. The other input of the accumulator 
is hardwired to the output register R2 with a I-bit right shift. 
After B such shifts, the value in register R2 is rounded and the 
accumulator cleared. This rounded value is y nP which 
is shifted 
serially into z4 and the processor is ready to compute the next 




FIG: 4.3.2 SERIAL MECHANIZATION SCHINE OF 
THE "BIT-SLICED TECIINIqUE" 
However, some comments are now in order, regarding the 
practical implementation of this filter section. To begin withp 
BAIU et. al. are using two's complement notation so that the sign 
bit always carries a negative weight, thus contradicting their 
statement: "with a possible silyn change for j-o". Moreover, due 
to the 1-bit hardwired right shift, modifications are necessary to 
compensate the weighting of the partial products and to prevent 
'lend-overflovs" during each add-and-shift operation. If roundin4y 
is done at the end of the multiplication process. then there is a 
definite loss in processing time of at least one clock c9cle. 
Furthermore, if the rounded product is shifted serially into the 
Z_ shift-register according to B. Liu et. al., a further delay in 4 
time of B clock pulses is inevitable. Assuming the beat case in 
yn-2 Yn-I 
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this serial mechanization, yn will be produced only after a minimum 
delay of (B+I) clock cycles. Moreover, Wang (78) has pointed out 
that in B. Liu et. al. proposal, the operational speed (word rate) of 
Infinite-Duration-Impulse-Respoiise (IIR) filters is different from 
that of the Fin i te-Duration-Impul se-Respon se (FIR) filters; and in 
their parallel mechanization (shown in figure 4-3-3), the difference 
is even larger. 
In the serial mechanization above, the minimum clock period 







where tm= ROM access time, 
and t= addition time of the accumulator. a 
In their parallel mechanization, B. Liu et. a). have called for 
a configuration using B ROM's for the variables and a Wallace adder 
tree (65) to sum all the partial products. All of the B ROM's are 
simultaneously addressed and the partial products thus derived are 
added together according to their respective weightings. Again, if 
two's complement notation is used, modifications have to be made to 
readjust the various weightings of the partial products as mentioned 
before. By providing a pair of registers for each adder in figure 
4.3-3, the operating clock period will be equal to the larger of tm 
and t., , i. e.. 
tc= max Itm, t Cý 
1 (4.3.21' ) 
where t = memory access time, m 
and tat = addition time of one layer of adders. 
However, assuming the best case, the product yn always 
appears after t (l+oo or tjl+vý) depending on t., or t is greater m m 
and ck is the number of layers of adders used. Wang has also shown 
that in general, the word rate for the high-speed or parallel 
mecha nization with two additional registers for each adder is 
given by 
1+1 oj:, )BI) t- 
1.25) 
for log 2B an integer. 
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FIG- 4.3.3 IIIGII-SPEED OIL PARALLEL MECHANIZATION 
OF THE "BIT-SIACED TECHNIQUE" 
The word rate for the high-speed or parallel mechanization 
without additional registers for each adder is 
log 2B integral: 1 (4.1.27) 
t+t log B 
m CK 2 
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Finally, if the additional registers for each adder are used 
in the FIR nonrecursive digital filter case, no additional time 
delay occurs in obtaining y n* 
The bit rate will be equal to the 
mini' ,11 tt 
m ot 
(4.3.29) 
in the serial mechanization, and tile s%ime for the parallel 
mechanization because of the inherent pipeline structure as claimed 
by B. Liu et. al. in these cases. 
In conclusion, B. Liu et. al. have found a means of implementing 
an Nth order difference equation without multipliers, but only add- 
and-shift operations. This has led to an important breakthrough in 
the hardware implementations of digital filters, and what remains 
now is to replace the conventional adders by some suitable algorithm. 
Three objectives are now borne in mind: 
(1) To replace conventional adders as far as possible by a 
reasonable amount of memory to increase tile speed of operation. 
(2) To overcome the fundamental limitation in speed of conventional 
adders: the carry propagation path. 
(3) To invest and capitalize on recent advances in semiconductor 
memory technology to implement tile above two steps in LSI so 
as to reduce cost, power consumption and chip count in digital 
filters implementations. 
In the next section, we shall look into existing addition 
processejperformed with memorg technique and their achievement so 
far. 
4.4 REPLACEMENT OF ADDERS BY MEMORY TECIINlQUE: 
Existing methods in the use df memory in addition can be 
found in Sypherd's paper (70) where a serial-mode ROM adder has 
been proposed, as shown in figure 4.4.1. Here, the serial multiple 
input adder is readily and efficiently mechanized with a ILOM adder. 
Data through the ROM adder is serial, thus n bits must be added at 
any one time. The mariner in which the ROM performs the addition 
104 
process is largely dependent on the size of n. Consider the 0"56x4- 
bit ROM organization which require'; 8-bit addresses. In this case, 
the eight address bits represent the numbers to be added in serial. 
They are five data bits and three carry bits. The memory output 
will be the serial sum plus carries. As eight bits are added 
together, therefore a maximum carry (100) will require three bits 
to represent it, and hence the three output carry bits. 




-1 -1 -1 zzz 
____ -1 -1 zz 
___________ -1 z 
FIG: 4.4.1 SERIAL ROM ADDER MEMIANISM 
FOIL FIVE OIL LESS INPUTS 
Using conventional adders, the summing of five inputs serially 
can also be implemented with seven full adders and the above six 
delay elements. Rence, here the tradeoff is seven full adders for 
256x4 bits of memory. While the speed of the serial ROM adder 
depends very much on the wordlengths of the input data, the parallel 
ROM adder implementation proves impractical due to the excessive 
amount of memory required. Therefore, for high-speed applications, 
additions have still to he performed with high-speed adders, such as 
the full carry-lookahead adders, which comtemporary memory adders 
have not been able to replace. 
4.5 CONCHIDING REMARKS: 
Despite the recent introduction of the 
"combinatorial digital filters" which use memory to replace 
multiplier hakdware, a lot of present designs still employ 
conventional multipliers due to the vast experience in exploiting 
them accumulated since the early days of digital signal processing. 
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Conceptually, filter hardware designs using conventional 
multipliers and memory techniuqe in multiplication differ in their 
implementations in the sense that the partial products in the case 
of the memory technique are precalculated and stored, whereas those 
in the case of conventional multipliers are not. Consequently, the 
algorithms employed in partial products production are different in 
both cases. In particular, B. Liu et. al. have proposed a "bit-sliced" 
technique to perform an Nth order difference equation, corresponding 
to an Nth order digital filter, without the need of conventional 
multipliers. In addition, their algorithm also makes use of the fact 
that the filter coefficients are constants, thereby reducing the 
total number of partial products significantly. As a result of 
comparing their "combinatorial filter" approach with other existing 
designs, B. I. iu et. al. have claimed that their approach tins made 
possible speeds of operation which cannot be achieved by existing 
hardware implementations of digital filters. Furthermore, their 
approach capitalizes on recent advances in semiconductor memory 
technology and is shown to be offering significant reductions in 
cost and power consumption for the same speed of operation as that 
of existing implementations, (74), (75). 
Nevertheless, contemporary designs, both itsing multipliers 
and memory techniques, rely on conventional adders to sum their 
partial products and are therefore subject to the fundamental 
limitation in addition speed: the carry propagation path. However, 
in the next chapter, we shall describe in detail a novel hardware 
implementation of digital filters for high-speed realtime filtering 
which tins employed an algorithm to overcome the above fundamental 
limitation in addition speed and to perform multiplications via an 
efficient use of memory. The three objectives (mentioned in section 
4.3.2) in replacing conventional adders in the summation of partial 
products have been observed, and as a direct consequence, the proposed 
approach makes possible operation speeds which compare more 
favourably with B. Liii et. al. approach. 
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CHAPTER FIVE 
A NOVEL HARDWARE IMPLEMENTATION OF 
DIGITAL FILTERS FOR HIGH-SPEED REALTIME FILTERING 
5.1 INTRODUCTION: 
In this chapter, we propose an algorithm for the 
hardware implementation of a general Nth order digital filter 
represented by the Nth order difference equation 
NN 
yZax- 7- b (5.1.1) n" k=o k n-k km1 k*yn-k 
where the digital sequences Ix n' and 
ýy 
nI are respectively 
the input 
and output sequences of the digital filter, expressed to infinite 
precision. Similarly, the filter coefficients ta kI and 
ib 
kI are 
also expressed to infinite precision. 
However, in practice, all digital processors are of finite 
precision (finite word length effects on the proposed hardware 
implementation of digital filters will be discussed in chapter six), 
and equation (5-1-1) can be rewritten as 
NN 
a'1 (5.1.2) Yn' ký 0 k*xn-k kj, 
bk *yn'-k 
where the input sequence Jxn') and the output sequence (y) are now n 
expressed to finite precision along with the finite-precision filter 
coefficients fak) and tbkl). 
As the speed of operation of a digital filter increases, either 
to permit realtime processing of wide-band signals or to time-share 
its arithmetic unit, there is a rapid increase in hardware complexity 
as measured by the number of integrated circuits used and in power 
consumption. In conventional implementations of digital filters, the 
major factor causing this increase lies with the high-speed adders 
and multipliers used. In other contemporary "multiplierless" 
approaches using memory techniques, the main factor remains with the 
high-speed adders used. In the above cases, the high-speed adders 
and multipliers rely on conventional designs which are limited in 
speed due to the carry propagation path in an addition process, 
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However, the proposed approach will not include any "adds" 
and "multiplies" as in conventional approaches, but instead employs 
a novel algorithm, hereafter known as the "Carry Brought Forward 
Compensation Scheme" (CBP'CS), which brings together the low cost of 
semiconductor memory and the effectiveness of standard 4-bit full 
adders modified as "functional units" to implement an "Adderless- 
Ifultiplierless-Unit", to replace conventional computational units. 
Since these 4-bit full adders no longer behave as conventional 
adders, but wired as combinational logic units instead, the carry 
propagation path associated with an N-bit addition is effectively 
being "sectioned" down from a maximum of N bits long to n maximum 
of four bits only. Consequently, the proposed approach makes 
possible operation speeds which cannot be achieved by existing 
approaches in the hardware implementations of digital filters. 
In short, the proposed approach aims to provide an algorithm 
in hardware implementation which enables an economical high-speed 
digital filter to be constructed for time-multiplexing of the 
arithmetic unit in realtime applications involving a large number 
of channels or wide-band signal processing. It capitalizes on 
recent advances in semiconductor memory technology to offer 
significant reductions in cost, and power consumption for the same 
speed of operation as that of existing approaches. In replacing 
conventional multipliers and adders with memory as far as possible, 
the fundamental limitation in speed due the carry propagation path 
associated with an addition has been overcome to make possible 
operational speeds which cannot be obtained with existing approaches 
for a given technology, for example TTL, ECI, etc. 
5.2 THE CARRY BROUGHT FORWARD COMPENSAT10N SCHEME (CBFCS): 
Equations(9.1.1) and (9.1.2) represent a general Nth order 
digital filter and if implemented directly will lead to instability 
for large N due to finite wordlength effects in digital filtering 
(44). However, as meittioned previously, an Nth order filter is ill 
practice almost invariably implemented as a cascade or parallel 
combination of first- and second-order filters. 
In this section, we present the "Carry Brought Forward 
Compensation Scheme" by concentrating on a general second-order 
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difference equation, while bearing in mind that the same approach 
holds for tile direct implementation of an Nth order digital filter. 
Since a general Nth order digital filter is often implemented its a 
combination of first- and second-order filter sections, the resxilts 
presented here constitute, in a sense, a complete picture of an Nth 
order implementation in the cascade or parallel form. 
Consider a general second-order difference equation below: 
Yn =a0xn +a 1X n-1 +a 2 XII_2 -b 1'yn-1 -b 2*yn-2 
(5.2.1) 
with a. =0 in the case of a parallel realization. 
Assume that all signals are bounded by +J. Let M bits 
including sign in two's complement notation be used to represent 
the filter variables ejx 
n, x n-l' 
xn-2' Yn-l' Yn-2) and N bits 
including sign for the filter coefficients eja 0, a,, a2, 
bl, b 2) 
as follows: 
xi . 2-3 xi C. 
(o, 1) (5.2.2) 
y= -Yo + yý1.2-j yir, to , 1) 
(5.2-3) 
kkkk 
where x0 and yo are sign bits and are given a neFative weighting kk 
due to the two's complement notation. Similarly, 
N-1 
a k 
0 a+ k i a2 11 2.4) =l k k 
N-1 
b k -b 
0 + k i=l b2 k 1) 
16 (0,11 
k 
where a0 k and 1) 
0 
k are sign bits anti are given a negative weighting 
due to the two'g complement notation. Substituting equations(1.02.2) 
and (5.2-3) in (5.2.1), we linve, 
00000 Yn = -(X n. a0 +x 1) - 1. 




+Z 2-"'(xj. a +x" -a +Xi aibib j=1 ri 0n-11 n-2* 2 -yn - I' I -yn-2* 2) 
(5.2.6) 
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Now equation (135.2.6) can be rewritten in a simpler form as 
7 l: , YJ -j + .2 Yn ý -yn i= n 
(9.2-7) 
where yn can be regarded as a final product formed by the summation 
of M properly shifted partial products, each of N bits, such that 
the jth partial product is of the form 
. -J = 
3.1 111 Yn xna0+x n-1 *a1 +X n-2 *a2 -yri _, ob 1 -yn-2 *b2 (5.2.8) 
which is positive for j=1 to j=M-1 and negative for j=O. Hence, 
the jth partial product in equation (5.2.8) is readily observed to 
be the sum of the jth bits of the filter variables multiplied by 
their respective filter coefficients. Each partial product is then 
right-shifted j places due to the weighting factor 2-j in equation 
(5.2-7) above. 
Let the summation of the M properly shifted partial products 
in equation (5.2-7) above be performed in a sequential manner such 
that two partial products are added at a time, starting with the 
least significant pair first. Consider next the summation of the 
least significant pair of properly shifted partial products which 
can be written 'as 
2- 
(M-2) 
2- 1. y M-1 + -2] 
1n 
5Mn 
We next byte-slice the above two terms in the square bracket into 
two byte-sliced numbers, starting from the most significant end, so 
that each byte-sliced number is of the form 
16 =e *6k. 2- k=l 
(5.2.9) 
where (x) denotes the smallest integer greater than or equal to x, 
and B is the number of bits in each byte. 
Hence, the summation of the properly shifted 01-0th and 
(M-2)th partial products has now become the summation of two byte- 
sliced numbers instead, such that bytes of the same significance 
are summed together in pairs. We further stipulate that a possible 
110 
carry-out of the summation of a pair of less significant bytes will 
not be passed on to be summed with the next pair of more significant 
bytes. Instead, these carry-outs from the summation of the (M-1)th 
and (M-2)th partial products, while properly weighted, will then be 
"brought forward" to be summed with the next partial product, i. e. 
the (M-3)th partial product, to form a "compensated partial product" 
thus, leaving behind a "carry-depleted silm" of the previous (M-I)tli 
and (M-2)th partial products. In the next wimmation cycle, this 
compensated partial product", which will also be byte-sliced, will 
then be summed with the previously obtained "carry-depleted slim" 
This procedure will be repeated sequentially until a "depleted" form 
of y is reached, which will be further compensated to form y as nn 
explained below. 
Assuming (for convenience) each of the above "compensated 
partial product" is i)n N-bit fraction, we define a function f with 
+5 binary arguments as follows: 
f rj , rj , rj , rj 
i j+1 j+1 
123 4' r5CBC 2B C 
j+1 
1B 
2B ii j+1 -B j+1 ao. r I +a,, r 2 +a 2' r3 -b Vr4b2, r 5 +C 11 2 +C 2B ...... 
11 B j+1 
..... +C .2 
'N IB (5-02.10) 
j+I 
where the C terms are carry-outs, such that the above mentionpoi kB 
"depleted" form of y can now be writ-ten as: n 






1) 13, n 
yj j 
j+I +. Z 2 f(x xx Cj+I J=I n n-l' n- 2' n-l' 
Yn-2 r B, n N_ IJB, n 
Now, the function f above provides the necessary "compensated 
partial products" in the byte-sliced summation of f in the proposed 
"Carry Brought Forward Compensation Scheme". In computing f, a n 
possible carry-out of the sum of the sum of the (k+I)th pair of B-bit 
bytes in the byte-sliced summation of the rompensated (j+l)tli partial 
product and the "carry-depleted siimll of the previous (M-j-2) less 
significant partial products is designated as Cj+1 U, ii 
ill 
As mentioned above, fn, as given by equation (5.2.11), 
represents a "depleted" form of the final prodiict yn due to its 
"depleted" term 
(xo, x o- it x0 
o- C1 
nn n-2' Yn Is 
Yn-2' B, n' I)B, n 
In order to further compensate the above term, we define the 











f" =C0.2 -(B-1) +Co n-(2B-1) +Co 2-(3B-1) . ...... B 2B*- 3B* 
..... +C .2 ý-B- 11 B 
such that the final product is now given by 
f, + fl, nn 
where fI and f" are values of the compensation functions fI and V nn 
respectively in the calculation of tile nth output sample Y no 
that 
is the final product as given in equation (1.2.14). 
The functions P and f" together constitute tile compensation 
part of tile "Carry Brought Forward Compensation Scheme" while the 
function f forms the carry brought forward part which provides tile 
carry-compensated partial products" of f no as opposed 
to the 
original partial products of yn in equation (5.2-7). In the above 
sequential "byte-sliced" summation process of the proposed "Carry 
Brought Forward Compensation Scheme", carry-outs are continuously 
"brought forward" while "depleted sums" are left behind to be 
summed with "compensated partial products" in a "byte-sliced" 
manner until fn is reached, which is then further compensated by 
the values P and f" to obtain the final product y nnn 
Thus, the set of functions, tf, fl, f"I , forms tile "Carry 
Brought Forward Compensation Scheme" which is the proposed algorithm 
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in the hardware implementation of a general Nth order digital filter. 
The algorithm is now best illustrated by way of examples. 
Consider equation (5.2.1) with all filter coefficients made 
zero, except a0, such that yn a- a,. x n. 
In general, the proposed 
algorithm is independent of the four different cases of the signs 
of a0 and xn, viz., (+, +), (+, -), 
(-, +), In our example, we 
shall assume the worst case when both a0 and xn are negative and 
have the value -0.125 so that their decimal product yn=o. oij625. 
Prior to applying the proposed "Carry BrouLrht Forward 
Compensation Scheme" in the above exarrple, we now work out the 







MULTIPLICAND - -0.125 







PRODUCT = 0.015625 
The above example has illustrated the calculation of the 
final product yn by applying equation (1.2-7). We- shall now show 
how equations (5.2.10), (5.2.12) and (5.2.11) can be made use of 
in applying the proposed algorithm in obtaining yn for the above 
example. Since N-4 in the above example, we shall choose B=2, i. e. 
the partial products are byte-sliced into numbers consik; ting of 
2-bit bytes. 
1.111 FILTER COEFFICIENT 
x 1.111 FILTER VARIAME 
1.1 11 1 RIGHT-SHIFTED PARTIAL 11p, ODITCT 
CARRY-OUT 1. lw%l 1 ORIGBAL PAIMAL PRODUCT 
1.1 01 01 DEPLETED SUM (RIGHT-SITIFTED) 
0.0 01 COMPENSATED PARTIAL PRODUCT 
BI-e-1.1 11 00 1 DEPLETED SITM (itIGHT-SHIFTEM 
'T CARRY-OUT B --*0. OnO I SUBTRACT ORIGINAL PARTIAL I)RODUC 




IGNORF CARRY (1) 0.0 0() 00 1n- Yn 
Here f" is defined as the value of the compensation function n 
f'' in the calculation of the nth output sample yn by equation(5.2.14). 
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The operation of the proposed algorithm may be explained via 
the following sequential byte-sliced summation procedure: 
STEP 1: This step involves the byte-sliced summation of the 2nd 
and 3rd partial products of fn as in equation (1.2.11) 
with M=4. Before it is byte-sliced, the 3rd partial 
product is first right-shifted by one bit with respect to 
43 
the 2nd. Since both C 2, n -and 
C 2, n are zero 
in this step, 
no compensation is required, and the 2nd and 3rd partial 
products of f arp the same as the original partial 
products of y 
STEP 2: In step one above, a carry-out C 2, n 18 generated which 
is 
then properly weighted by the fac or 2 -2 , and brought 
forward to be summed with the Ist partial product of yn 
to obtain a compensated partial prodnct of fn as follows: 
1. ill ORIGINAL 1ST I'MMAL PRODUCT 
0.010 CARRY-OUT BROUGHT FORWARD 
0.001 COMPENSATED PARTIAL PRODUCT 
In this step, the above compensated partial product is 
then summed with the depleted svm formed in step one. 
Again, this depleted sum has to be right-shifted to 
restore the relative weighting with respect to the 
compensated lot partial product of fA second depleted n 
sum also results in this step. 
STEP 3: As the value of C' is zero, the Oth partial product of 2 tn f is the same as that of y However, as in equation n n* 
(5-2-11), the Oth partial product carries a negative 
weight due to the two's complement notation. Consequently, 
the Oth partial product is now subtracted from the 
depleted sum of the previous step instead. 
STEP 4: A carry-out C0 is generated in step three so that the 2, n 
resultant fn has to be further compensated by V as shown. n 
The compensated value of fn is thus the final product y n* 
In the above example, the compensation function V is not 
required. In order to show the function of V, we shall now 
reconsider this example and assume that the "Carry Brought Forward 
Compensation Scheme" has been performed in the first two stel)s. 
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x 
1.1 11 01 
CARRY-OUT 
1. If-j 1 
A 1.1 01 00 1 DEPLETED SUM (RIGHT-SHIFTED) 
A ý1. ltjl SUBTRACT COMPENSATED PAUTIAL PRODUCT 
1 d* fI 
CARRY-OUT n W I. 1 00 05-1 df +fl 
0.1 nn f't 
(1) 00 00 14 ny =f +f 1+f11 n nnn 
In the above steps, end-carries in brackets are ignored as in 
the previous example. In step three, the value of C1 is 1, that 2, n 
is a carry-out, therefore, the Oth partial product of f is a n 
"compensated partial product", and the two's complement of which is 
added here due to the negative weighting of the Oth partial product. 
Since C11, a further compen sation of f by a value V is needed 2, n nn 
at this stage. In the fourth is again step, the value of f 
compensated, this time by a va 
n 
lue V, due to the carry-out C0 =1. n 2, it 
From the above example. it is obvious that the introduction 
of the compensation function P is really due to the subtraction 
required in step three. To justify this, we again examine the last 
two examples and compare results in the third step where the 
function V is introduced. From the working of the above examples, 
we have 
A+fI= 131 +B n 
= 1.111001 + 0.001 
= A' + 0.010 + 0.001 
such that fl = 0.010 + 0.001 -A n 
= 0.010 + 0.001 + 0.001 
= 0.100 
which is the required value as given by equation (5.2.12). 
lie further note that the value of V is always equal to 0.100 
1n-1 in a 04 multiplicationo that is f; .c2, n .2, 
irrespective of the 
values of the multiplicand and multiplier, as B'-A' - B-A = 0.010 
and fI= (BI -A' )+ (B-A) = 0.100 where A is related to B in the n 
same way as A' is related to B'. 
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To conclude this section, we shall now rewrite equation 
(1.2.11) in a manner similar to equation (5.2.7) as follows: 
A, +XV. 2-J (9.2.15) j21 
where fn can be regarded as a "depleted" form of y nP 
formed by tile 
summation of M properly shifted partial products, each of N bits anti 
compensated by the carry-outs brought forward, such that the jth 
"compensated partial product" is of the form 
xj. a +xj aaib3b+ +xj 
-22 -Y - 
-yn nn0nVnn 1' 1 -2* 2 
j+l B j+ 1 -2B j+l B c2 +C 2 ....... + .2B B, n 2B, n* 
BI- IJB, n 
which is positive for j=1 to j=M-1 and negative for j=O. 
The above summation of the "compensated partial products" of 
fn is implicitly assumed to be in. a byte-sliced manner previously 
described. By the introduction of the function f, the summation of 
the original partial products of the final product yn in equation 
(5.2-7) has been modified to become that as given by f in equation n 
above, where the value of f 11 
is further compensated by V 
and f", the compensation functions. In essence, the proposed 
algorithm, the "Carry Brought Forward Compensation Scheme", lifts 
employed a "bit-sliced" approach in calculating the essential 
partial products of a general difference equation, which tire 
subsequently summed in a "byte-sliced" manner. In this manner, the 
proposed algorithm has the advantage of simultaneously performing 
the 2N+1 multiplications required in it general Nth order difference 
equation, while overcoming the fundamental problem of carry 
propagation in the addition of these multiplication products. In 
the byte-sliced summation of the above N-bit "compensated partial 
products", carry propagation has been confined to within bytes of 
B-bit long, thereby effectively "sectioning" the worst case N-bit 
carry propagation path down to a maximum of B bits long. In the 
next section, we shall consider the implementation of a general 
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second-order difference equation by the "Carry Brought Forward 
Compensation Scheme" using memory hardware and standard 4-bit full 
adders modified as logic function units as required in the above 
scheme. 
5.3 IMPLEMENTATION OF A GENERAL SECOND-ORDER DIFFERENCE EQUATION 
BY THE CARRY BROUGHT FORWARD COMPENSATION SCHEME (CBFCS): 
5.3.1 INTRODUCTION: 
The function f in equation (5.2.10) can only 
take on a maximum of 
rE- 1) (5-3-1) 
distinct values or binary states, depending on the binary vectors 
which form its arguments. The total number of arguments of f is 
given by 
([_i]+ 5) (5-3.2) 
where, in the above equations, (x) has the meaning of the smallest 
integer greater than or equal to x. 
All the above possible binary states of f can be realized by 
a memory with its locations addressed by the arguments of f. Thus, 
equation (5.2.14) suggests a possible mechanization of eqqation 
(5.2.1). If we further let the value of B be equal to, or a 
multiple of four, then we can employ memory and standard 4-bit full 
adders hard-wired as logic function units to implement the "Carry 
Brought Forward Compensation Scheme". 
The content of the CBFCS memory consists of precalculated 
values of all possible partial products of fn which include the 




n ...... 01 
are all zero, and the compensated values of the original partial 
products when not all of the above carry-outs are equal to zero. 
The partial products of fn have been referre, d to as the "compensated 
partial products" as opposed to the uncompensated original partial 
products of y n' 
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As previously mentioned, the standard 4-bit full adders will 
not be used as conventional adders. In fact, they are used as 
logic function units to generate the carry-outselCi , Ci 9 .... 
I 
B, n 2B, n 
of the function f, with their carry-in connections hard-wired to 
some logic circuits which implement the compensation function f 
Figure 5.3.1 shows that the carry-outscitCl 3 B, n 
C 2B, n"***) 
are diverted to address the CBFCS memory to yield the partial 
products of fn in the production of y n* 
On the other hand, if 
these 4-bit full adders were used as conventional adders. then 
ripple carry propagation is required in between stages, as shown 







C 4-BIT B ADDER 8, n 
------------- ------------- 
I STAGE 3 
c 4-BIT 2B 






BITS 0-3 BITS 4-7 BITS 8-11 BITS 12-15 
c B, n 
ejo, 1) c 2B, n 
sto , 1) c 3B, n 
eto, ll 
FIG: 5.3.1 SECTIONING OF THE CARRY PROPAGATION PATH SHOWN FOIL 
B=4 IN THE CARRY BROUGHT FORWARD COMPENSATION SCHEME 
In the proposed approach, the carry propagation path is 
essentially "sectioned" at the sectioning pointsG [C 
Ci 
13' (2B' 
where the cnrry-outsetCJ are diverted to address the B, n 2B, n'**l 
CBFCS memory. Therefore, the effective carry propagation time is 
118 
now t, where t is the carry propagation time within a P-bit byte. 
On the other hand, if the standard 4-bit full adders were used as 
conventional adders, the "unsectioned" carry propagation time for 
ripple carry between stages would have been (N/B)t instead. Thus, 
the worst case N-bit carry propagation path is now effectively 
"sectioned" down to a maximum of only B bits long. Furthermore, 
the summation time of two consecutive "compensated partial 
products" in the proposed "byte-sliced" sequential summation is 
therefore equal to the time required to sum two B-bit bytes. 
In figure 9.3.1 above, the "sectioning points" have been 
chosen to be (C 4' C8' ("12' ****), snch that t is actually the 
typical carry propagation time of a 4-bit full adder and the carry- 
outs of these adders are tCj , In addition, if 4, n 
the typical addition time of a 4-bit full adder is s, then the 
summation time of two consecutive "compensated partial products" 
will be s instead of s+((N/4)-l)t for s<2t and s +((N/4)-2)t for 
s>2t, where(N/4)is the number of 4-bit full adders used. 
The above arrangement of standard 4-bit fiill adders as logic 
function units has been referred to, by us, as the "Adderless- 
Multiplierless-Unit" (AM11), vidle no conventional multiplication or 
addition is performed by the unit as such. The above I'Adderless- 
Miiltiplierless-Unit" is a direct consequence of the proposed "Carry 
Brought Forward Compensation Scheme" which is used in conjunction 
with the CBPCS memory to implement the function fn. Having 
briefly mentioned the AM17 above, we shall now return to consider 
the memory requirement of the CBFCS memory in more details. 
Consider the implementation of the general second-order 
difference equation given by equation (5.2.1). Assume that N-16 
bits are used to represent the filter coefficients. "Sectioning" 
the carry propagation path at the "sectioning point C 11 volild B-8 , il 
mean breaking the path into two B=8 bit bytes and the memory size 
required is shown in figure 5.3.2. For the sake of convenience, 
the CBFCS memory has been shown as two different memory blocks: 
the original memory required if C3 =0 and the extra memory needed 
i 8, n if C 8, n 
I for the compensated partial products. We shall now 
calculate the actual CBFCS memory size required for the above case. 
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BITS 0-7 BITS 8-15 
32 01LIGINAL MEMORY 
LOCATIONS WHEN CJ =0 8, n 
j-i 
11 3-1 








?c MEMORY n-1 
LOCATIONS WHEN -2 j_l 
ci .1 
'yn-1 j_l 8, n yn-2 
ci 8 
FIG: 75-3.2 CBFCS MEMORY REQUIREMENT FOR 
"SECTIONING" AT POINT C 13=8* 
I' 
Equation (5.3.1) gives the maximum distinct locations or 
binary states of f. However, in practice, not all of these 
binary states have to be implemented in actual memory hardware. 
From figure 5.3.2, the original memory size required when Cj =0 
9 
8, n 
is seen to be equal to 2 x16-32x16 bits. This memory block will 
be addressed by the respective filter variable bits and CJ 00'as S, n 
shown in the above figure. However, when C3 1, the extra memory 8, ný 
required will only be given by )Cx8, where 7C is an integer leaff 
than or equal to 32. We shall elaborate on this in the next 
paragraph. 
if A 0, then the output of the CBFCS memory will be a 8, nW q location within the original memory block. However, when C S, n 
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the output of the CBFCS memory will be the last eight bits (8-1r)) 
of a location in the original memory, with the 8th bit inverted, 
and a corresponding location in the extra memory, which then 
comprises the first eight bits (0-7) of the output word. Moreover, 
from equations (5-2.8) and (5.2.16), the value of a "compensated 
partial product" of f is seen to be the sum of a corresponding n 
original partial product of y and the carry brought forward (A .1 
-8 
n 8, n 
weighted by the factor 2 Hence, not all -), 2 locations in the 
original memory block will have their first eight bits changed after 
the addition of the Ci -1 carry. Consequently, the size of the 8, n 
extra memory block will merely amount to %, locations where V-max2"' 3'21 
This will be clarified by way of an example. 
1.1000100 01111111 ORIGINAL PARTIAL PRODUCT 
1 WEIGHTED CARRY BROTJC'rllT FORWARD 
1.1000100 11111111 COMPINSAUD PiULTIAL PRODUCT 
The above example shows that the first eight bits of the 
original partial product from the original memory block has 
remained unchanged after the addition of Cj -1 to form the 8, n 
"compensated partial product, the first eight bits of which (to not 
have to be stored in this instance. Hence, from the above example, 
it is clear that unless the 8th bits of the 32 locations in the 
original memory are logical 1, the value of Y-will, in general, be 
less than 7-4 
max = 
32. 
Since all partial products of fn are precalculated, the content 
of the CBFCS memory will be known and therefore, the value of A. 
Nevertheless, for the above case, the maximum increase in memory 
size, i. e. the extra memory required, is I times that of the 
original memory, while the speed of operation has been doubled its 
compared to that of conventional full adders. Consequently, the 
tradeoff is made between the speed of addition and a reasonable 
increase in memory. Furthermore, for a general second-order 
difference equation, the value of '/, can be estimated from the 
probability relation below: 
(Probability of the 8th bit of an arbitrary location 
in tile original memory to be logical 1) x 32 
12.1 
In practice, tile need of "sectioning" tile carry propagation 
path into more than three B-bit bytes does not often arise. The 
table below shows the possible combinations of the set of carry-outs 
tcj+l 
9 Cj+1 ,C 
j+1 
and the extra memory requirement. D, n 2B, n JB, ný 
ci D, n 




0 0 0 
0 0 1 -A xB 
0 1 0 7, x 2B 
0 x 
1 0 0 /y, x 31) 
1 0 1 ý, x 313 
1 1 0 7. x 31) 
1 1 1 x 3B 
TOTAL 8 STATES It-Im 4 
Thus, when the carry propagation path is "sectioned" into 
four B-bit bytes, the maximum extra memory required is 41 times 4 
that of the original memory required. However, the increase in 
operational speed depends on the value of B and N. Therefore, in 
general, one has to compromise and choose the optimum "sectioning" 
of the carry propagation path to achieve a maximum increaso in 
speed without an excessive increase in extra memory require(]. 
5.3.2 A SERIAL IMPLEMENTATION OF THE CBFCS: 
In the previous section, we have shown that equation (5.2.14) 
suggests a possible mechanization of a general second-order 
difference represented by equation (5.2.1). Figure 9.3.3 depicts 
a serial implementation of the second-order equation by the "Carry 
Brought Forward Compensation Scheme". In this general serial 
implementation, the carry propagation path in the "byte-sliced" 
summation of two N-bit "compensated partial products" of fn is 
assumed to be "sectioned" every B bits, where 13=4, to give the 
"brought forward" carry-outsetCj I Gj ), tlipref-ore 'B, n 2B, n'***'** 
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requiring (N/B) standard 4-bit full adders, hard-wired as lolgic 
function units in the "A(iderless-Multiplierlegs-tTnit" (AW). The 
"compensation functions", V and f", are generated by the logic 
units CIT' and CU" respectively. 
The operation of the serial implementation is illustrated in 





SIty, o SR y n-1 n-2 nI n-2 
with the least significant bits (M-1) leading. At each shift, a new 
vector: 
xi , X. 
i iii j+l xc nn- n-2' Yn- it Yn-2' Bn ! ý- I) B, n 
appears at the address input of the CBFCS memory which realizes the 
function f as given in equation (5.21.10). The output of the CBFCS 
memory is 13, the jth "compensated partial product" of f. which is nn 
then loaded in parallel into register It A* The outpiit of register 
it A 
is connected to one of the two summation inputs of the AMU. The 
other summation input of the AMIT is hard-wired to the output of 
register It B in parallel with one bit right shift to weight the 
"depleted sun" of the AMU summation output. As mentioned above, the 
AMU is made up of (N/B) 4-bit full adders connected as logic 
function units. The carry outputs of these adders issue the set of 
carry-outs: 
(c j+l c j+l c 
j+ IC. J+ I 
B, n 2B, n 3B, n"'****** ry 1) B, n 
in parallel, which are brought forward to address tile rBFCS memory, 
while tile carry inputs of the above adders tire connected to the 
output of the compenpation unit CITI. The above set of carry-outs 
are also connected to the inputs of the compensation units CIT' and 
CIT", such that their values are clocked into the appropriate units 
at the desired moment as described below. 
The operation of this aerial implementation repents every 
MA clock cycles. In the first M clock cycles, the "compensate(] 
partial products" of fn are summed in the proposed "byte-sliced'' 
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manner while a "byte-sliced" subtraction is performed in the 
(M+1)th 
or last clock cycle. After M such "byte-sliced" summations, the 
value f' of the compensation function fI is produced and clocked 
n 
into the compensation unit CIP. The value of fn is then first 
compensated by the value fI in the (M+I)th clock cycle when the n 
above mentioned "byte-sliced" subtraction is performed, yielding 
the value f+P at the output of the AMT. The value f" of the nnn 
compensation function f" is also produced at the end of the 
(M+I)th 
clock cycle. While the value f+V is clocked into the shift nn 
register SRY;, the value f" is simultaneously clocked into the 
n-I n 
compensation unit CU" at the start of the next 041) clock cycles 
of the filter operation. At each data shift in the next (M+1) clock 
cycles, the content of the shift register Slty,, is then shifted 
serially into the compensation unit CIT" and 
n-1 is bit by bit 
compensated by the compensation function f" to yield the output 
n- 
(fn-1 +fn-I +f"n-d'I 
which is the serial delayed version of the previous output sample. 
Tile compensation process by the function V is realized in 
hardware with one logic gate level and consequently, the process 
can be performed in some "dead time" of the system, while not 
directly interfering with other operations carried out concurrently. 
Rounding of the output sample is done at the start of every (M+0 
clock cycles, that is pre-rounding is assumed. This has the 
advantage of saving at least one clock cycle in the actual hardware 
implementation. The introduction of the register It A enables 
concurrent operations of memory access of the CBFCS memory and the 
"byte-sliced" summation of the compenspted partial products of fn- 
However, it should be noted that due to the register It A' 
(M+1) clock 
cycles are now required to yield an output sample yn which otherwise 
could have been produced in M clock cycles. Nevertheless, tile above 
concurrent operations greatly improves the operational speed of the 
resultant filter at tile expense of tin extra clock cycle. As n resiiltp 
when realizing a recursive difference equation (corresponding to it 
feedback structure), the above serial implementation is hereafter 
referred to as a "pseudo-pipeline" structure while its operation 
121 
will be genuinely pipelined when realizing a non-recursive difference 
equation (corresponding to no feedback path, s). Thus, in contrast to 
the recursive case, the serial implementation only requires 11 clock 
cycles in producing an output sample yn for a non-recursive filter. 
Having described the operation of the serial implementation, 
some practical comments are now in order. In figure 9.3.3, the 
necessary control circuitry is assumed and consequently not shown. 
In addition, any possible end-overflows in the first M "byte-sliced" 
summation have to be corrected by. an "End-Overflow Correction TInit" 
(not shown in figure 5.3.3) which will be described in chapter seven. 
Furthermore, as has already been pointed out in section 4.3.2, when 
right-shifting two's complement numbers, modifications have to be 
made in order to restore the proper weighting of the number being 
shifted. This is also performed by the above "End-Overflow 
Correction Unit" which thus serves a dual-purpose. Finally, if the 
coefficients of the difference equation have to be scaled in order 
to be accommodatod in the CBFCS memory, then appropriate re-scaling 
of the filter output sample has to be performed before the filter 
can be used to compute the next output sample. This is performed 
by a "Scaling Correction Unit" described in chapter seven. 
We shall now examine the speed of operation of this serial 
implementation of the proposed CBFCS algorithm. Essentially two 
operations have to be completed before a new data bit can be 
shifted into the system. These operations are: 
(1) Evaluation of the function f. The time taken is the C11FCS 
memory access time t 
(2) "Byte-sliced" summation of two N-bit "byte-sl iced" numbers. 
m 
The time required is the addition time of the AMT, t a' 
By the introduction of RA, the above serial implementation 
becomes a "pseudo-pipeline" structure as previously mentioned, and 
the two operations can be performed concurrently. Consequently, 








with a clock period of t,, = max Itm, t it 
1 (1.3.4) 
1 A). 
where the symbol in equation (1-3-35) means the minimum of the two 
factors and the symbol in equation (5-3.4) stands fnr the maximum 
of the two factors. 
Using Schottky 110MIs/RAM's/PROM's (e. g. 74SNS200A, 74SNS1819, 
74SNS288 etc. ), the CBFCS memory access time, tm = 25nsec. For 
the example shown in figure 5.3.2, where N= 16,11 - 19, that is 
"sectioning" the carry propagation path into two 8-bit bytes, the 
"byte-sliced" summation of two "byte-sliced" 16-bit numbers can be 
performed by the AMU in 15nsec and 23nsec using Schottky and 
ordinary TTL 4-bit full adders respectively. Hence, the maximum 
operational throught-put rate of the serial processor is 1/25 or 
40 MITz when using Schottky TTL memory and standard TTL It-bit full 
adders. This further implies that "ideally", the serial processor 
can be used to process an input si. tynal at 20MITz bit rate. 
The word rate of the serial implementation depends on whether 
the system is employed to implement a recursive difference eqiiation 
as a "pseudo-pipeline" strxicture, or a non-recursive difference 
equation as a genuine pipeline structure. Therefore the word rate, 
for recursive difference equation -10.1.1) (M+l)t 
1 
for non-recursive di ff erence equation 
The above difference in one extra clock cycle between the serial 
implementations of the recursive case and the non-recursive case 
is due to the inherent feedback in the former case, while the latter 
case has no feedback in its structure. 
To conclude this section, we point out that the serial 
implementation of the CBFCS algorithm represents only the slow- 
speed realization of the proposed approach to the implerientation of 
realtime digital filters. The high-speed version of the proposed 
'BFC approach will call for a parallel implementation of the (I IS 
algorithm, which will be introduced in the next section. Depending 
on particular specifications and requirements of individual cases, 
a comprise between the slow-speed version and high-spPed version can 
often be obtained, resulting in a medium-speed version. 
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5.3.3 A PARALLEL IMPLEMENTATION OF THE CBFCS: 
In the high-speed parallel implementation, we shall apply the 
CBFCS algorithm proposed in the previons section to a parallel or 
simultaneous summation of all partial products of the final product 
Yn given by equation (5.2-7) as opposed to the sequential summation 
in the serial implementation. However, before we can apply the CBFCS 
algorithm, some modifications are required to restore the relative 







IGNORE CARRY 0.000111 
FILTER VARIABLE = -0-871) 
FILTER COEFFICIENT - -0.125 
ADD RIGHT-SHIFTED PARTIAL PRODUCT 
ADD ItIGHT-SHIFTED PARTIAL PRODUCT 
ADD RIGHT-SHIFTED PARTIAL PRODUCT 
SUBTRACT PARTIAL PRODUCT 
FINAL PRODUCT y=0.109375 
It is obvious in the above example that the partial products 
cannot be summed directly as in pure (unsigned) binary or sign-and- 
magnitude representations. The I's to the left of the dotted line 
are required to compensate the relative weightings of the partial 
products due to the two's complement representation after right 
shifting. As a result, more bits have to be summed which further 
implies an increased complexity of the addition process in terms of 
hardware and longer carry propagation paths. We shall therefore, 
examine the above situation in details and introduce a Sign 
Transformation to modify the CBFCS algorithm. Consider next, the 
above example with the numbers regarded as if they were pure binary 
numbers. 






( IT 001 RIGHT SHIFT 
(1) 0 01 HIGMT SHIFT 
1) 0 01 RIGHT SHIFT 
0) (0) (1) RIGHT SHIFT 
0.0 0 0 111 PRODUCT Y 
Since the sign bits of twb's complement numbers are given a 
negative weighting, therefore, the bits in brackets in the above 
example carry a negative weighting as well. It is further noticed 
that the previous extra 1's are no longer necessary if the positve 
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bits and the negative bits are summed seperately. The procedure of 
summing the positive and negative bits seperately can be illustrated 
by first re-grouping the bits as below: 
(1). 001 







Thus, the pomitive and negative bits have been seperated into 
two groups. Furthermore, the bracketed bits in the bottom two rows 
are in fact two negative binary numbers whose sum can therefore be 
subtracted from the sum of the positive bits in two's complement 







( I) ill 
IGNORE END-CATIRY (). 000 111 
In the above example,, we further notice that there are two 
and only two negative numbers in two's complement notation, which 
are in fact, the filter coefficient and variable themselves. The 
positively weighted 1 in the end column cancels out with one of 
the two negatively weighted 11s, leaving only a negatively weighted 
I behind. In short, we have first treated the partial prodticts of 
Yn as if they were pure (unsigned) binary numbers by noting tile 
positive and negative weightings of individual bits as shown in tile 
second example. Secondly, we have re-grouped the bits into positive 
and negative numbers as shown in example three. Finally. we have 
represented the negative numbers in two's complement notation such 
that the negatively weighted bits are now grouped together in the 
end column as shown in the last example. 
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The above procedure has enabled the partial products of yn to 
be summed directly irrespective of the signs of the filter variable 
and coefficient. The extra I's required in the first example are 
no longer necessary. Furthermore, the above procedure can be 
represented compactly by the Sign Transformation below: 
STEP 1: Treat the partial products of yn as it they were pure binary 





1 () 0 11 
STEP 2: Two's complement the two words in rectangles. Note that 
the bit inside the square is common to both words, and 
after two's complementations the words in the rectangles 
are now interchanged as shown below: 
00 
000 
STEP 3: Apply a "shearing" to the above data block so as to restore 
the previous relative weightings of the partial products 
and perform a straightforward binary summation. The slim is 
then the final product yn in' two's complement notation. 
IGNORE END-CARILY (1 0.0 ooIII FINAL PRODUCT y 
This simple Sign Transformation can be proved as follows: 
Let the numbers to be multiplied be signed two's complement numbers 
x and y, viz., 
)0 
0/7 0( 
) () I 0/ 
01 








vi. 2-i -Y (5-3-8) 
N-1 . M- I 
Therefore the product xy = (-x 
0+x1.2- 1 
-Y, + Y3.2-3) 
N-1 . M- 1 
= 
0, y0 -Y()(iýl x 
1.2-1) 
-xn(J, yj. 2-3) 
1, _IX +(. Z x2 jýI J=l 
where the bits in the middle two summation terms are negatively 
weighted. Now, for any positive binary number, its negative value 
in two's complement notation is given by the following identity- 
11-1 k-k0 11-1 -k -k z. 2 -2 +(Zz. 2 +2 
J1 
k= I 
-k k where z denotes the inverted or negation value of z Therefore, 
for any bit 
k -k z=1 -z 
Substituting (5.3-11) in (5-3-9), we have 
N-1 M- 1 
xy - xo. y 
0 
_y 
0(. 2: (i --x 
i )2-i) -x 
0( Z (1--yj)2-3) 
l= 1 j=l 
N-1 M- I 
xi 41 
(5.. 11) 




0 2- -1 2 -1) -xo( 2-3 
(iýl X- jýl 
N-1 it- 1 
+(jýl xl. 2-1)(jýl y". 2-'I) 
00 0(20 
-2- 






-(m-1 xy -y 
N-1 M- 1 
+(, ý, xl. 2-1)(jýl y". 2-'l) 
Rearranging the middle two terms we have, 
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N-1 
-i -(N-1) XY =xy +yo(-20 +(jýj 
V. 2 +2 
M- 1 N-1 M-1 
0-j -(m-1) +x (-20 +( ý, ý3.2 +2 )) +(. 
Y x21: y .2 
(5.1.12) 
Hence, by equation (5-3-10), the two middle terms in equation 
(5-3-12) represent the two's complements of the two middle terms 
in equation Therefore, by comparing equations 
(9-3-9) and 
(5.3-12), the validity of the Sign Transformation is prove(]. 
The above Sign Transformation can also be modified by 
rewriting equation (5-3-12) as follows: 
N-1 M- 1 
000 (N-1 0(-90 
XY =X. y +y (-20 + i=lx . 2- 
) +yo. 2- +X .+ j_ y .2 
N-1 M- 1 
XZý, -3) 1=i 
ji 
where the two middle summation terms now represent thw one's 
complements of the two middle summation terms in equation (9.3.9). 
This implies that step two of the previous Sign Transformation is 
now modified to become the one's complementation of the two words 
in the rectangles instead. However, in step three, the summation 
of all partial products now includes the sum of two extra weighted 
bits, viz., y 0,2- 
(N-1 ) 
and xo. 2-(ý1-1) * 
The procedure of the Modified Sign Transformation can be 
summarized as follows: 





10 () I 
STEP 2: One's complement the two words in rectangles. Note that 
the bit inside the square is common to both words, and 
always remains unchanged, as in the case of the Sign 
Transformation under two successive complementations. 
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Tooi 




STEP 3: Apply a "shearing" to the above dýita block so as to restore 
the previous relative weightings of the partial products 
and perform a straightforward binary summation of all 









IGNORE END-CARRY 1)0.0 00111yn 
Before introducing the CBFCS algorithm, we first consider 
a hardware implementation of the above Modified Sign Transformation 
applied to the computation of yn as given by equation (1-2-7) in the 
previous section. Let the filter variables arid coefficients be 
represented by four-bit two's complement numbers, that is M-N-4. 
For a second-order difference equation such as equation (5.2.1)0 
the partial products of yn can be realized with memory hardware 
which is addressed by the filter variable bits 
(x x, -IP x 
1- 3- 12 y i- ) nn2' 
Yn n2 
In the high-speed parallel implementation, we call for a total of 
four such memories, each containing the same content, that is all 
possible combinations of the partial products of yn computed aR 
in equation (5.2-7). Therefore, the size of each memory is 25 x4 
and these memories are simultaneously addressed by all filter 
variable bits as shown in figure 5.3.4. The outputs from these 
iremories have to be "sign-transformed" before they can be summed 
to obtain the final product yn as previously explained. However, 
if the Modified Sign Transformation is used, its multi-step procedure 
can be predone within the menories themselves by first transforming 
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the partial products of yn prior to storing them in the memories. 
































0 x n 
x0 n-2 
0 Yn: -l 
0 y n2 
TRANSFORMED 
32x4 
























FIG: 5.3.4. USE OF A "MODIFIED SIGN TRANSFORMATION" IN A 
HIGH-SPEED PARALLEL HARDWARE IMPLEMENTATION. 
134 
The two one's complementations performed in step two of tile 
Modified Sign Transformation can be simply effected by inverting 
all sign bits of the partial products before storing them in the 
memories 1,2 and 3 in figure 9.3.4, addressed by the Ist, 2nd an(] 
3rd bits of the filter variables. The memory 4, which is addressed 
by tile sign bits of the filter variables, will store the one's 
complements of all partial products with their sign bits inverted. 
The terms y 0.2- 
(N-1 ) 
and xo. 2-(M-') can either be absorbed in the 
memory hardware or hard-wired to the 4-bit adders with the proper 




as shown in 
figure 5.3.4 as a logical I (i. e. V cd. 
In the above example, N=M=4 and only three standard 4-bit 
full adders are used. However, as tile wordlength N of the partial 
products of yn becomes longer, there will be an invariably longer 
carry propagation path in the summation of tile partial products 
which governs the operational speed of the digital filter. TIP v in sr 
dealt with the Modified Sign Transformation, we are now in a 
position to introduce the proposed CBFCS algorithm in the parallel 
high-speed implementation above for N larger than four. 
Consider the high-speed parallel implementation of the C13FCS 
algorithm for a general second-order difference equation criven by 
equation (5.2.1). Assume that N-16 bits, including sign, are used 
to represent the filter coefficients in two's complement notation. 
Let the carry propagation path be sectioned at the point C B=8 for 
each summation AMU used. Purthermore, if tile filter variables are 
represented by M=4 bits, including sign, in two's complement 
notation, then figure 5.1.5 depicts the high-speed parallel CBFCS 
implementation for tile above example. The operation of the parallel 
implementation of the CBFCS, algorithm can be explained by first 
re-writing equation (5.2.1) as follows: 
ax +a x +a x -b 00 2-(B-1) n2: on l' n-I 2' n-2 1(yn-l+ 
c B, n-l' 
. +c 
0 2-( -b, ) y I)B n-1 n-2 
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for the "sectioning" of the carry propagation path into (N/B) bytes 
at the "sectioning points" 
J)B 
and the set of "brought forward" carry-outs 
B, n-1 
is the delayed version of the Bet of carry outputs of AMU 
0 
in the 
computation of the nth output sample y* Also y*_ is a "depleted" 
nn1 
form of y 
n-1 
in the parallel "byte-sliced" summation of the partial 
products of yn, such that 
1)B -1) «m y"-, +Co .2 n-1 B, n-l* 
1 
11 B, n-1 (5.3.15) 
Since we only "sectioned" the carry propagation path at one. 
point, CB=8' in the above example, therefore, equation (5.3.14) 
becomes 
y ao. x +alox +a x. -b (y* C0 2-7 ) -b nn n-1 2* n-2 1 n-1 + 8, n-l* WOO 
0.3.16) 
In order to calculate the memory requirement of the high-speed 
parallel implementation of the CBFCS algorithm, we define the 
following functions: 
F(XJ ,xLxLj3 nnn 2' Yn 1' Yn-2) 
a xj +a xJ +a xJ_, -b *3 - boeyj onI n-I 2n- I*Yn-I -n -2 
for the memories jý M, as shown if figure 5.3-5, and 




nnn n- n 2' 8, n-1 
*31(0 =a xj +al*xJ_ +a xj_ - bley -b oy -b 2- c onn1 2* n2 n-I 2 n-2 V 8,11-1 
for the CBFCS memory It in the above example. 
Substituting equations (5.3.17) and (5.3.18) in (5.3.14), 
the final product of the above example can now be written in terms 
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of its partial products as 





M- 1 M-1 M-1 
,c0 mn n-l' n-2' Y*n-I I Yn-2 8, n-1 
+I "I-J. F(xj, xj_ xj ytjlp y1 (5.3.19) J=o nn n-2' n- n-2) 
for M=4, and the "byte-sl iced" summation of the above partial 
products of yn is performed as shown in figure 1.3-5. 
In the above "byte-sliced" summation process, a number of 
carry-outs will be produced from AMU,, AMU 2 and AMU 3 as 
depicted 
in figure 5.3.5. These carry-outs, while properly weighted with 
their respective right-shifts, will then be "b5ought forward" to, 
and "compensated" by AMUO. Now the output of AMIT 0 
consists of a 
"depleted" form of y and a carry-out C0 which are connected to 
n 8, n 
the register y*_,, Tile above "depleted" form of y is finally 
nn 
"compensated" at the output of the register Yn-I by the "Product 
Compensation Unit" (PCXJ) via the followinp, relationship: 
Yn-I ,y*+C0 (5-3.20) n-I 8, n-I 
The individual bits of y and Co are used to address the M n-I 8. n-I 
memories as shown in figure 5.3.5 for the computation of the next 
output sample of the filter. 
In addition to the above mentioned, it is assumed that all 
partial products calculated by equations (5.3.17) and (5.3.18) are 
first transformed by the "Modified Sign Transformation" prior to 
storing in the above M memories so that the outputs of these memories 
can be summed as if they wore pure (unsigned) binary numbers. From 
equation (5.3.17), the function F is seen to be n function of five 
variables and can therefore be realized by a memory with 2 
5.32 
locations storing nll possible combinations of the partial products 
a xJ +a xJ +a xj_ -b 
*j 
-b3 onI n-I 2n2 I*yn-1 2*yn-2 
on the other hand, the function PI in equation (5.3.18) is a futiction 
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6 
of six variables realized by a CBFCS memory with 2.64 locations 
containing all possible combinations of the CBFCS partial products 




.c0 on I' n12* n-2 1 *yn-1 2* Yn-2 8, n-1 
for j=O to j=M-1. It is assumed that B> M and the CBFCS memory will 
have its first 32 locations same as the other memories defined by 
the function P and the last 32 locations as the individual contents 
of the first 32 locations incremented each by the value 
b . 2- 
(B-M) 
(95.3-21) 
In case of B<11, the weighting in equation (5.3.21) will be larger 
than unity and a memory whose output is weighted by the factor 2-'i 
where j=O to j-B-1, will be used as a CBFCS memory instead. In this 
case, equation (5-3.21) is modified to 
b1 . 2- 
(B-i-1) (5-3.22) 
as the outputs of the It memories are respectively weighted by a 
factor 2-j where j-0 to j=M-1. In particular, when M=B, then the 
last 32 locations of the CBFCS memory M will contain the individnal 
contents of the first 32 locations each incremented simply by the 
value bV This further implies that tile last 32 locations can be 
realized by a logical left-shift of the first 32 locations and tile 
size of the CBFCS memory M can be correspondingly reduced to only 
32 locations instead of the original 64. A reduction in CBPCS 
memory size from 64 down to 48 is also possible for B>M with a 
suitably decoded address system for the variables 
M- 1 M- 1 11-1 *m-1 M-1 o n 11-1, n-2 n-I ' Yn-21 C 8, n-I 
Nevertheless, equation (5.3.18) gives the "Carry Brought 
Forward Compensation" for the high-speed parallel implementation of 
the CBFCS algorithm modified by the "Modified Sign Transformation". 
Its is defined in a manner similar to equation (5.2.10) for the 
function f in the serial implementation of the CBFC1S algorithm. 
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In short, there are in general M AHU's and M memories as 
required in the high-speed parallel implementation of the CBFCS 
algorithm; hence the tradeoff between hardware and speed. All of 
the It memories are simultaneously addressed and their outputs (the 
partial produsts) are summed in a "byte-sliced" manner, according 
to their respective weightings (that is the factor 2-3). The 
carry-outs "brought forward" from AMU,, AMU M-1 to AMU 0 are 
first compensated by the unit which is thus functionally equivalent 
to the "Compensation JTnit" CITI in the serial implementation. Th e 
carry-outs from AMIT 0 
is used to compensate its "depleted" output 
sample at a later stage via the "Product Compensation Unit" (PCII) 
which is thus functionally equivalent to the "Compensation Unit" CU" 
in the serial implementation. The summation in equation (5-3.20) 
is performed with an 8-bit full adder in some "dead time" of the 
system prior to loading the "compensated product" y n-1 
to the 
register (not shown in figure 1.3-5) for the output sample y n-2 
The above 8-bit full adders that make up the AMU's are each made up 
of two standard 4-bit full adders with ripple carry propagration 
between them. As in the previous serial implementation, these 4-bit 
adders are regarded its hard-wired logic function units in the 
"sectioning" of the N-bit worst case carry propagation path. 
Besides, the arrangement of the AMU's in figure 5.15.1) is only one 
of the many possible combinations, and, in general, an arrangement 
should be found such that a minimum number of standard 4-bit adders 
are required. 
We shall now examine the speed of operation of this parallel 
implementation of the proposed Cl1FCS algorithm modified by the 
"Modified Sign Transformation". To begin with, we consider 
the realization of recursive difference equations as in figure 
5.3-5. Essentially two operations have to be completed before a 
new data word can be shifted into the system. These operations are: 
(1) Evaluations of the functions IF and Fl. The time taken is t 
m 
which is the memory access time. 
(2) "Byte-sliced" summation of all partial products simultaneously. 
The time required is the total time in szoing through the 
(I+log 
2 M) layers of AMU'sj, with ta as the summation time of an 
AMU. 
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Consequently, the word rate for the high-speed parallel 
implementation of recursive difference equations is: 
for log2 It an ipteger, 1- (5-3.23) 
tm +t a 
(I+log 
2 M) 
For non-integral value of log 2 M, we 
have 
1 (5-3.24) 
t +t (1+10g, )M) ma 
where (x) means the smallest integer greater than x. 
Finally, if we introduce a pair of registers for ench AMU 
required in the hardware implementation of a non-recursive difference 





which is obviously much faster than the case for recursive (lifference 
equations. The introduction of a pair of registers for each VffJ tins 
turned the implementation of non-recursive difference equations 
into a pipeline system which accounts for the increase of speed. 
To conclude this section, we point out that so far we have 
described two extreme modes of implementation of the proposed CBFCS 
algorithm which greatly exploits memory hardware to perform addition 
and multiplication. In short, the high-speed parallel mode oft'ers 
an increase in speed at-the expense of more hardware, while the 
comparatively slow-speed serial mode requires the minimum amount of 
memory hardware. In addition, the complexity of the control circuits 
is maximum for the serial mode and minimum for the parallel mode. 
However, on the other hand, power consumption is minimum for the 
serial mode while maximum for the parallel mode. Furthermore, a 
compromise between the serial and parallel modes is always feasible, 
yielding a "medium-speed" hybrid mode of implementation. The exact 
mode of implementation to be used depends on the demands of 
individual circumstances. The advantage of the serial mode is 
economy in hardware and a tradeoff between accuracy (wordlength N) 
IT 
141 
and operational speed. The advantage of the parallel mode is maximum 
operational speed and a tradeoff between accuracy and hardware. In 
general, a tradeoff exists between the amount of hardware require(I 
and the resultant operational speed for a given accuracy. In the next 
section, we shall describe the implementations of high-order and 
multiplexed digital filters via the proposed CBFCS approach. 
5.4 IMPLEMEN TAT IONS OF HIGH-ORDER AND MULTIPLEXED DIGITAL FILTERS: 
As mentioned previously in section 4.1, one almost always 
implements an Nth order digital filter as a cascade or parallel 
combination of first- and second-order digital filters due to 
quantization noise effect. In this section, we describe the 
general approach to the realization of high-order digital filters 
and multiplexed digital filters using the serial-mode second-order 
section described in section 5.3.2 as a building block. For 
maximum operational speed, these serial-mode second-order sections 
are then replace(] by the high-speed parallel-mode second-ordpr 
sections described in section 5.3-3. 
When the signal being processed is not a wide-band one in 
comparison with the operational speed of the basic second-order 
section, the arithmetic units of the above second-order sections 
can be multiplexed to implement the Nth order digital filter more 
efficiently and cost-effectively. The various multiplexing sebemes 
are of two main types: (1) the multiplexed filter may operate upon 
a number of input signals simultaneously if the individual input, 
rate is significantly below its capability, or (2) the multiplexed 
filter may effect a number of different filters for a single inpiit 
signal. In the former case, the digital filter is acting as a 
"fixed" filter without changing its coefficients. Thus to multiplex 
the digital filter to process M simii1taneous inputs, the input 
samples from the M channels are interleaved sample by sample and 
fed serially into the filter, The output samples emerge in the 
same interleaved order as the input and are thus easily seperated 
into M different output channels. However, in the latter case, the 
digital filter acts as a variable-coefficient filter and is of more 
importance than the former straightforward case. We therefore 
concentrate on the design of the latter case in this section. 
;t 
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Since the proposed CBFCS approach described in the previous 
section leads to hi. gh-speed hardware implementations of realtime 
digital filters, the basic second-order section will be multiplexed 
in the implementations of hilyh-order and miiltiplexed filters. 
Consider a 4th order digital filter realized in cascade form as 
shown in figure 5.4.2. The block diagram of the 4th order digital 




FIG: 5.4.1 A 4TH ORDER DIGITAL FILTER 
REALIZED IN CASCADE P0101 
In figure 5.4.1, 
if 1 
(Z) 
. 11 2(z) 
where It I 
(z) and 11, (z) are basic second-order sections. 
In figure 5.4.2, the necessary multiplexer and correspondin, -, 
demultiplexer at the input and output ends respectively are 
standard integrated circuits which are available as off-the-shelf 
items. The CBFCS memory in the above cascade realization contains 
the "compensated partial products" of the transfer functions 111(z) 
and 11 2 
(z) in two seperate sections which are selected by the 
"section selection" control. The "selection control" is a direct 
extension of the CBFCS address system. In practice, it can be 
simply furnished by a divide-by-two counter which is only a JK flip- 
f 101). 
Consider next, a multiplexed 4th order digital filter 
implemented in parallel form as shown in figure 5.4.3. The block 
diagram of the 4th order digital filter transfer function 11(z) is 
shown in figure 5.4.4. In figure 9.4.3, it is noticed that the 
hardware implementation of a multiplexed digital filter in parallel 
form differs from that of a cascade form in the input register and 
the output adder. The input register for the sample xn is wired as 
shown in figure . 
5.4.3 with its output fed back twice to its input 
143 
rI 











t--i = ., --) 
z 
P, tlý -- 














z >4 0 z PLO H M u) H 0P E-4 ýý C) E, 
, %, r 00 EA F--i Q 
PQ 
rký E-4 

















































I jc\J 'I II II 
145 
for the two parallel sections 11 1 
(z) and 11 2 
(Z). The input sample 
xn is loaded every so often in parallel into the register when its 
content has been circulated twice around. In practice, it can 
also be realized with a sequential access memory (SAM) which is a 
shift register that can circulate its content every so often as 
required via a recirculate control on the integrated circuit itself. 
The output summer is in fact realized in practice with a low-speed 
parallel input adder, as this summation can be performed in a 
relatively long time compared with the summation time of the high- 
speed AMU (a ratio of 1: M+1). As before, the "section select" 
input is addressed by a biriary counter. 
-x 
FIG: 5.4.4 A 4TH ORDER PARALLEL DIGITAL 
FILTER BLOCK DIAGRAM 
Y 
The above parallel form, multiplexed high-order digital 
filter implementation is partienlarly suitable for filter bank 
reali7ations. In fact, it can be directly, used to implement the 
proposed design technique for high-speed realtime digital filters. 
For example, equation (1.2.28) in section 3.2.6 can be realized as 
a parallel combination of (M 1 +M u +N) second-order sections. 
If 
the input data rate is low when compared with the operational speed 
of the AMU, then the basic second-order section can be multiplexed 
in a manner as shown in figure 5.4-3. In this instance, the C, 11FCS 
memory is enlarged to (M I +M u 
+N) sections containing till the 
"compensated partial products" of the individual second-order 
sections. The input to the "section select" will then be addressed 
by a divide-by-(M 1 +M u +N) 
binary counter. 
To conclude this section, we now suggest an alternative 
second-order hardware implementation of the individual sections of 
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the zero-sharing structure given by equation (3.3.3) in section 
3.3. This follows from a direct simplification of the serial-mode 
second-order implementation shown in figure 5.3.3. A second-order 
section in the above zero-sharing structure has the following 
difference equation: 
Yn = xn -x n-1 -b 1*yn-I -b 2*yri-2 
(5.4.1) 
Now the input terms in equation (5.4.1) above can be rewritten as 
the differential input 
ax =x 11 -x n-1 
(1.4.2) 
where ax can simply be obtained by a two's complement subtraction 
of the input samples x and x The resultant difference &x is n n-I* 
now fed into the "modified" serial-mode digital filter as show in 
figure 5.4.5. 
The input sample &x is initially loaded in parallel into the 
register RB as shown in figure 5.4.5, through the multiplexer wired 
in parallel to its input. The circuit operates in the same serial 
manner as in figure 5.3.3 and equation (5.2.11) is now modified to 
become 
0 f _f(yo vC........ n n-l' 'n-2' 13 n N_ 1) B, n 
M- I 
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and as given by equation (5.2.14) 
ff f of 
(5.4.3) 
where V and f" are values of the compensation functions P and V nn 
respectively, as given by equations (J. 2.12) and ( 1.21.11) , in the 
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The number of binary arguments of the function f in equation 
(5.4-3) is now reduced by three as COIdpared with enuation (73.2.10) 
for a general second-order difference equation. This implies that 
the number of binary states (the total number of possible 
combinations of the compensated partial products of fn) represented 
by equation (5.4-3) is now 8 (or 23) times less than that for it 
general second-order section as given by equation (5.3.1). Thus, 
an 8-fold saving in the CBFCS memory requirement is now feasible 
with the above modified structure for equation (5.4.1) as shown in 
figure 5.4.5. 
Furthermore, if the above structure is to be multiplexed to 
implement the proposed design technique for a filter bank, then tile 
coefficients of individual channels can be calculated via equation 
(3.6.4) in chapter three. Of course, random access memory (RAM) 
will be used for the CBFCIS memory realizPtion, as the basic second- 
order section is behaving as a variable filter in this context. 
This then implies a tremendous saving in CBFCS memory requirement 
for the whole filter bank, as the coefficients of individual filters 
do not have to be stored in a coefficient memory whose size may 
become excessive for a large filter bank. Equation (3.6.4) in 
section 3.6 provides an efficient means of generating a set of 
coefficients of one elemental filter from another adjacent elemental 
filter in the bank. From this interpolation formula, it iq obvioiis 
that we only have to furnish tile term cos(nbT) while tile terra 
cos(n+I)I)T can then be given by the difference of the terms cos(nbT) 
and sin(nbT)siii(bT) which represents a small iterpolation value 
sin(bT), since tile angle bT is small for a narrowband elemental 
filter. Hence, while the AMU of the basic second-order section is 
processing an input sample xn for one elemental filter, the CBFCS 
memory content for an adjacent elemental filter can be computed 
find written into the above mentioned RAM. Tile process of realtime 
computation of tile CBFCS memory content continues until the complete 
filter bank has been scanned across by the variable basic second- 
order section. 
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5.5 CONCLUSION AND A COMPARISON WITH EXISTING HARDWARE 
IMPLEMENTATIONS OF DIGITAL FILTERS: 
In this chapter, we have 
presented a high-speed hardware implementation of digital filters 
via the CBFCS algorithm. The proposed CBFCS algorithm relies on 
the recent advances in semiconductor technology to yield high 
operational speeds and economy in hardware in realtime digital 
filter implementations. In this approach, the additions and 
multiplications required in an Nth order difference equation have 
been replaced with an "Adderless-Multiplierless Unit" (AMU) in 
conjunction with the CBFCS memory. Apparently, what remains next 
to be discussed in this chapter is a comparison of tile proposed 
approach with other contemporary approaches in some "practical terms" 
viz., choice and cost of components vs speed and power consumption. 
B. Liu et. al. in their recent paper (76) have proposed a 
"Combinatorial Filter" which relies on the bit-sliced technique 
described in section 4.3.2 in its implementation. Moreover, they 
have made a comparison of their approach with other existing 
approaches and their findings are such that, in general, the bit- 
sliced technique is by far more efficient than other methods in 
terms of speed, cost and power consumption. In our comparison that 
follows, we shall concentrate on comparing B. Liu et. al. approach 
with the proposed CBFCS approach. 
To begin with, both approaches use memory in tile hardware 
implementations of digital filters. However, B. Lin et. al. approach 
has only been able to replace multipliers with memory while the 
summation of partial products has been performed using conventional 
adders which suffer a fundamemtal speed limitation due to the N-bit 
'S algorithin worst case carry propagation path. In tile proposed CBRI 
the worst case carry propagation path has been "sectioned" down to a 
maximum of B bits where B is a submultiple of N, thereby overcoming 
the above speed limitation to some extent. We shall further base 
our comparison with B. Liu et. al. approach oil a general second-order 
filter implementation in both cases with N=16 bits for the filter 
coefficients. In both serial implementations, the operational speed 
of the resultant filter is given by equations (4.1.23) and (5.3.4) H 
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as 
where tM= memory access time in both cases, 
and t= addition time for two 16-bit numbers in parallel using a 
conventional adders in D. Liii et. al. approach, and the 
AMIJ in the proposed approach. 
Assuming that the same type of memory is used in bothe cases, 
then tM will be the same for both cases. Consequently, our 
comparison will be restricted to the factor t in both approaches. a 
In B. Liu et. al. approach, using standard TTL technology, a 16-bit 
conventional parallel full adder can be implemented with four 4-bit 
full adders, with full carry-lookahead within each adder and ripple 
carry propagation between adjacent adders. For such an arrangement 
of the four 4-bit adders, the addition time ta is typically 43 nsec: 
while the power comsumption is typically 1.24 watts. For the sake 
of cost comparison, we shall denote the cost of the above 16-bit 
conventional full adder as "x" units (price calculations is bosed 
on current manufacture retail figures). 
Using the same four 4-bit standard TTL full adders, and 
assuming a carry propagation path sectioned at C 13-8 
(that is a 
breaking of the path into two 8-bit bytes), the proposed CBFCS 
approach will give ta as 23 nsee typically. However, we hasten to 
point out, the C13FCS requires more memory hardwitre than B. Liu et-al- 
approach. The cost of the maximum amount of extra memory in the 
CBFCS approach is 0.220x approximately, when using high-speed low- 
density Schottky memories, bringing the total cost of the C'BPCS to 
1.22x as compared with B. Liu et. al. approach. On the other hand, 
for this extra amount of memory, the proposed approach has achieved 
an operational speed nearly twice that of B. Liu et. al. approach. As 
regards power consumption, the CBFCS approach dissipates 0.4 vatt 
marginally more than B. Liu et. al. approach, and this is due to the 
fact that semiconductor memory dissipates less when compared to the 
standard 4-bit adders. This fact also highlights the importance of 
of the CBFCS algorithm in replacing computational units with memory,, 
as we shall see in the latter part of our comparison. Nevertheless, 
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the cost of the above extra memory required in the CBFCIS approach 
will become substantially lower (0.001x) when lower speed high- 
density memory is used. The extra power consumption in this case 
is 0.035 watts more than B. Liu et. al. approach. However,, the price 
paid for the reduced memory cost and power dissipation is a 
corresponding decrease in operational speed to 25MIz instead of 41? -IFz 
approximately in the previous case. However, this still compares 
marginally more favourable with B. Lin et. al. approach which when 
using the above 16-bit conventional adder, will only operate at 23MHz 
approximately. Nevertheless, it is seen that a tradeoff between 
addition time ta and memory requirement exists, and this is of course 
an aim of the CBFCS approach. 
Purthermore, in order to achieve the speed of the proposed CBFCS 
approach, B. liu et. al. approach has to call for some high-speed 
Schottky Arithmetic Logic Units (ALU) or the use of single-bit full 
adders. As the implementation with single-bit adders is more costly 
than the use of ALU's, we shall assume the latter instead. These 
ALU's are capable of performing the necessary additions at high-speed 
with the support of some Carry- 1 ookahead Generators (CLAG) to provide 
full carry-lookahead across all sixteen bits. The cost of hardware 
implementation in this case is 10-7x and the power consumption is 2.7 
watts approximately. Hence, BAN et. al. approach achieves the speed 
of the proposed approach at the expense of a higher cost and power 
consumption. This eventuality is, of course, due to the use of high- 
speed Schottky devices to increase the resultant speed performance. 
This further leads to the implication that B. IAu et. al. approach it; 
dependent on the choice of technology for speed, while, on the other 
hand, given a particular technology, the CBFCS approach allows more 
flexibility and tradeoffs. For instance, if the above mentioned 
carry propagation path is further sectioned at the sectioning points 
(C 
4' C 8' C12)f thA is sectioning the path into bytes of 11-4 bits, 
then the time t 
8, 
for the AMU, which is still made up of four 4-bit 
atandard TTL full adders, will be 16nsec in the proposed CBFCS 
approach. This speed proves impossible for B. Liu et. al. approach its 
well as other contemporary approach in serial implementations of 
digital filters for a given hardware technology, e. g. TTL. 
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So far, our comparison has been based on the serial 
implementation. When the parallel implementation is used in the 
above example, the extra memory required in the proposed approach 
becomes negligible compared to the size of the original memory 
required. This, coupled with the resultant increase in speed due to 
parallel processing, therefore, compares even more favourably with 
B. Liu et. al. approach. In addition, as in the case of the serial 
implementation, if the carry propagation path of the above example 
is being sectioned at the sectioning points (C., C 81 C12 
), then the 
resultant operational speed achieved by the use of the parallel 
implementation proves impossible for B. Liu et. al. approach as well 
as other contemporary parallel implementations for a given hardware 
technology, e. g. TTL. 
In conclusion, the proposed approach does not include "adds" 
and "multiplies" of conventional arithmetic units as such, but 
instead, employs a novel CBFCS algorithm which brings together the 
recent advances of semiconductor memory and the effectiveness of 
standard 4-bit full adders wired as logic function units, to replace 
conventional computational units at a reduced cost, in the hardware 
implementation of high-speed realtime digital filters. As individual 
4-bit full adders no longer behave as conventional adders in an N-bit 
parallel summation, but rather as specific combination logic elements, 
the worst-case N-bit carry propagation path of an N-bit parallel 
addition is now being sectioned down to a maximum of B bits long. 
Consequently, the proposed approach makes possible operational speeds 
which cannot be achieved by existing approaches in the implementation 
of digital filters. Furthermore, if ECL or other high-speed logic 
families are to be used in the proposed CBFCS approach, further speed 
improvements can be obtained. Nevertheless, B. Liu et. al. have 
claimed that their approach offers significant savings in terms of 
hardware cost and power consumption as well as speed improvement 
over other existing approaches. However, in the above comparison 
with B. Liu et. al. approach, the proposed CBFCS approach has clearly 
contributed a step further in hardware cost and powpr consumption 
reductions as well as speed improvements in high-speed filtering 
(in our comparison, the cost calculations have been based on X - 'VT nax 
whereas, in general, %, 4-X and more savings are then achievable). max 
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Finally, we will like to point out that the discussions in the 
previous sections have not included the effects of finite word 
length. In the next chapter, the errors due to the use of finite 
word lengths in representing the filter coefficients and variables 
in the proposed CBFCS approach will be discussed and analysed in 
detail. Furthermore, in the discussion of the proposed CBFCS 
algorithm, the filter variables and coefficients have been assumed 
to be M-bit and N-bit fractions respectively, for the sake of 
convenience. In general, they can be mixed numbers (that is numbers 
with an integral part as well as a fractional part) and the CBFCS 
functions can be modified accordingly to accommodate mixed numbers. 
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CHAPTER SIX 
ERROR ANALYSIS OF THE PROPOSED HARDWARE IMPLEMENTATION 
i INTRODUCTION: 
When a digital filter is implemented on a computer 
or with special-purpose hardware, errors and constraints due to 
finite word length sire inevitable. In the implementation of a 
linear time-invariant diaital filter, the following sources of 
error arise from the use of finite word length: 
(1) Input signal quantization. 
(2) Filter coefficient quantization. 
(3) Uncorrelated roundoff noise in multiplication. 
(4) Correlated roundoff noise or limit cycles, including overflow 
oscillations. 
(5) T)ynamic range constraints such as the scaling of parameters to 
prevent overflows and underflows of the finite word length 
registers in a digital filter. 
Furthermore, the choice of a particular type of arithmetic 
notation has often an important bearing on the above mentioned 
errors, and, in addition, if a digital filter is used to process 
analogue signals, there may be other sourceR of error as a result of 
sampling the analogue input signals arid the reconstruction of output 
analogue signals, as pointed out in references (70-05). 
In view of the above, we have devoted, the present chapter to 
the analysis of finite word length effects on the proposed C]IF(, S, 
algorithm in the hardware implementation of digital filters. Also, 
explicit expressinns have been derived which allow the designer to 
choose the appropriate filter parameters to achieve a specified 
performance. 
6.2 SIGNED FIXED-POINT REPRESENTAT10N OF PARAMETERS IN THE PROPOSED 
HARDWARE IMPLEMENTATION: 
The coefficients and variables of a digital filter can be 
represented using a finite number of bits in either the fixed-poilit 
form or the floating-point form. In the proposed CPFCS algorithm 
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discussed in chapter five, we htive used two's complement fixed- 
point notation to repreBent the filter coefficients tind variables. 
Consequently, we shall concertrate on fixed-point arithmetic 
although floating-point arithmetic can also be used in the hardware 
implementation of the proposed CBFCIS algorithm. 
Moreover, the use of two's complement notation in the proposed 
approach throughout tiny additions and multiplications required, has 
an advantage in operational speed over systems with mixed notations. 
This is due to the fact that these mixed notation systems perform 
multiplications in sign-and-riagnitude notation while additions are 
performed using two's complement notation, thus, suffering an 
inevitalbe loss in processing time whenever a change in notation is 
required in going from one arithmetic operation to another. 
6.2.1 EFFECT OF TWO'S COMPLEMENT TRUNCATION: 
Consider the general case where a fixed-point binary number 
is represented by (b+1) bits, including sign, as below: 
x= 
The most significant bit to the left of the binary point is the sign 
bit which is given a negative weighting as shown in equation (6.2.1). 
There are b bits to the right of the binary point such that the 
range of numbers that can be accommodated is 
-1 ,< 
-b (6. c-, . f-, ) 
.. and 
the magnitude of the least significant bit a &O-b which is the 
width of quantization since the numbers are quantized in steps of 
2- b. 
Truncation of a two's complement number is accomplished by 
simply discarding all bits less significant than the least 
significant bit that is retained. Thus if (b+1) bits are retained, 
the truncation error 
(x) 
-x (6.2.3) 
satisfies the inequality: 
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E> (6.2. 'I) 
where x and Q(x) denote the tvols complement number before and after 
truncation. The above nonlinear relationsbip representing the 
truncation of two's complement numbers is depicted in figure 6.2.1. 
Q (x 
C 
FIG: 6.2.1 NONLINEAR RELATIONSHIP REPRESENTING A 
TWO'S CUMPLEMENT TRUNCATION QUANTIZER. 
Furthermore, if we make the following assumptions: (86)-(Ql) 
The sequence of error samples {E TI is a sample sequence of a 
stationary random process. 
(2) The rondom variables of the error process are uncorrelated, 
that is, the error process is a white-noise process. 
The probability distribution of the error process is uniform 
over the entire range of the quantization error. 
then, we can treat ET as a white noise with a probability density 
function as shown in figure 6.2.2. 
From figure 6.2.2, it is observed that the maximum quantization 
error due to the truncation of two's complement numbers is-2-1) while 
the variance and mean of the truncation error are easily sliown to be 
0 2" -2b /12 and-2- 
bA 
respectively 
(11). Nevertheless, the choice of 
two's complement notation has an advantage over systems with sian- 
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and-magnitude notation, as sign-and-magnitude truncation (10) 
produces an error whose variance is four times that of two's 






FIG: 6.2.2 PROBABILITY DIZýSITY FUNCTION FOR 
TWO'S COMPLEMENT TRUNCATION 
6.2.2 EFFECT OF WO'S COMPLEMENT ROINDING: 
As an alternative to truncation, numbers can be rounded to 
fit into a finite word length register. Hounding to a number of 
b bits is accomplished by choosina. the rounded result as the b-bit 
number closest to the original unrounded number. After rounding, 
b the numbers are quantized in steps of 2- It is, of course, 
possible that the number to be rounded lies exactly halfway between 
two quantization levels. In this case, there are several possible 
strategies, such as always rounding up, always ronnding down, or 
using random rounding, and a random choice ought to be made as to 
which strategy to use. However, in most situations, nP arbitrary 
choice will have negligible effect on the accuracy of the resultant 
computation. 
For two's complement arithmetic, the error made by rounding a 
number to (b+J) bits, including sign, 
ER = Q(x) -x (6.2.5) 




/2 <E it 42 
-b /2 (6.2.6) 
where the symbol Q(x) denotes the rounded number in this case. 
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The above nonlinear relationship representing the roiinding of 
two's complement numbers is depicted in figure 6.2.3. 
Q 
x 
FIG: 6.2.3 NONLINEAR RELATIONSHIP REPRESENTING A 
TWO'S COMPLEMENT HOUNDING QUANTIZER. 
Furthermore, if we make the same assumptions as in the case 
of truncating a two's complement number to (1)+I) bits, ineluding 
sign, in section 6.2.1, we can treat ER as a white noise with a 
probability density function as shown in. figure 6.2.4. 
p( E1) 
FIG: 6.2.4 PROBABILITY DENSITY FUNCTION FOIL 
TWO'S COMPLEMENT ROUNDING 
From figure 6.2.4, it is observed that the maximum ro"nding 
error ist2-("+') while the variance and mean of the rounding error 
are easily shown to be 2- 
2b /12 and 0 respectively (11). 
6. Lw 
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6.3 EFFECT OF INPUT QUANTIZATION ON TRE PROPOSED ITARDWARE 
IMPLEMENTATION: 
In our discussion of the effect of input quantization on the 
proposed CBFCS approach, we have mainly followed a general approach 
ontlined in reference (89), since this approach to the analysis of 
input quantization error is also applicable in our case. 
Since any input signal processed by a digital filter has to be 
in a digital form (e. g. obtained by an anal ogue-to-digi tal conversion 
of an analogue input signal), the digital input, signal to it digital 
filter is consequently subject to quantization. If the quantizer has 
equal step size 2- 
b, then the input to the actual filter can be 
represented by 
x=x+ (6. s. i) 
where Zn is the input quantization error bounded by 
(6.3.2) 
for two's complement rounding, and 
W3 ri -2- 
(6.3.3) 
for two's complement truncation. 
In the following discussion, we shall assume that the above 
quantization error sequence J4 n) 
is nneorrelated with the input 
sequence ýx n' , 
in addition to the previous three assumptions made 
in section 6.2. 
Since the filter is linear, we can treat the filter outp"t 
as the slim of two components: one 
and the dther due to the error se 
signal and noise are uncorrelated 
output noise sequence due to (4rj 
the convolution sum, 
due to the input sequence jx 
n) 
quence J4 11 
) while assuning that the 
as mentioned. Therefore, the 
as an inpit is simply given by 




is the discrete-time impulse response of the digital 
filter. In fact, it is seen that the output component due to "d 
is bounded in absolute value by 
n (b+ 1) 2: 1h 2- k=o k (6. -5. r)) 
for two's complement rounding, as the maximum rounding error is 
2- 
(b+1) 




for two's complement truncation, as the maximum truncation error 
is 2- b in magnitude. 
Furthermore, the steady-state output component due to k4n) 
is a wide-sense-stationary sequence with power spectral density (89) 
given by 




where 11(z) is the transfer function of the digital filter. In the 
above discussion of input quantization, we have assumed infinite 
precision processing within the digital filter, and, consequently, 
the effect on the output of coefficient inaccuracy and roundoff 
accumulation has been ignored. 
From equation (6-3.7), the variance of the resultant error 
at the output due to input quanti7ation error can be obtained by 
integrating the power spectral density of the noise sequence. It 




if Z) . IT (1, t__ 
" (6.1.8) 277j 12 
Alternatively, the output noise variance due to tS 
n' can 
be 
found by noting that the noise samples in equation (6.1.4) are 
statistically independent and have the same voriance, viz. ,2 
-2b /12. 
Thus, at any time, tile output noise variance is simply tile q . Ilm of 
the variances of individual terms in equation (6.3.4), given by 
2 -2b n Ih 1 21 
12 
[Z 
k (6.3 -9) 
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6.3.1 IN TERRELATION SHIP BETWEEN SIGNAL-TO-NOISE RATIO AND INPUT 
QUANTIZATION: 
When a digital filter is used to process sampled analogue 
signals, the error due to input quantization is commonly viewed as 
an additive noise signal as mentioned previously. The ratio of the 
signal power to the noise power is a useful measure of the relative 
strengths of the signal and noise present. For a digital filter 
employing either of the two two's complement quantizers described in 






in V(Zn )2 -2b /12 
(6-3-10) 
where the symbol V denotes the mathematical variance of a function, 
and V(xn) and VQ n) are 
the values of the variances of the input 
sequence jxj and the error sequence ijn I respectively. 




10. log 10 V(X n)2 
2b 
. 12) 
- 6.02b + 10-79 + 10-1091OV(xn) 
where it is clear that the input SNR increases approximately 6dB 
for every additional bit used in the quantization process. 
In our discussion of the effect of input quantization, we 
have assumed that the input signal does not exceed the dynamic range 
of the two's complement quantizers as defined by equation (6.2.2). If 
the exact value of an input sample falls outside the above dynamic 
range, then additional distortion due to input clipping results. This 
clipping of the input is undesirable and must be eliminated by scaling 
the amplitude of the input until the dynamic range constraint above 
is satisfied. Thus, we quantize scaled input samples when the input 
signal exceeds the dynamic range of the input quantizer, i. e., we 
quantize Ax n 
instead of xn where 04 A/, I is a scaling constant so 
chosen that the value of Ax n 
is normalized to that of the dynamic 
range of the input quantizer to maximize the input signal-to-noise 
2 
ratio. Since the variance of Ax n 
is A. V(X 
n 
), the signal-to-noise 










A comparison of equations (6-3-11) and (6-3-12) shows that scaling 
the amplitude of the input to reduce clipping distortion reduces 
the input signal-to-noise ratio. On the other hand, it is aiso 
feasible in theory to amplify a minute input signal to increase the 
input signal-to-noise ratio such that A is now a number greater than 
unity which satisfies the dynamic range constraint. 
Similarly, the output signal-to-noise ratio can he defined 















where V(yn ) is the variance of the output sequence ky n] 0 
In deriving these equations, we have implicitly assumed 
that the digital filter has been realized with infinite precision, 
that is, no error. In fact, this is not true in practice, due to 
filter coefficient quantization and roundoff accumulation which 
will be treated seperately in later sections of the present chapter. 
However, it is reasonable to assume that the errors in the output 
due to errors introduced in the realization of the digital filter 
are independent of errors due to the input quantization noise. Thns, 
errors due to rounding or truncation in realizing a digital filter 
are considered seperately and their effects superimposed on the 
errors due to input quantization. 
So far we have discussed input quantization effect by making 
some statistical assumptions in the hardware implementation of the 
CBFCS algorithm which have thpir limitations. It should, however, 
be pointed out that it is possible to find examples where these 
I 
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assumptions are clearly not valid. For instance, if the input 
signal is a step function, it would be impossible to justify the 
above assumptions. However, when the sequence Jx n) 
is a complicated 
signal, such as speech or music, where the signal fluctuates rapidly 
in a somewhat unpredictable manner, these assumptions are then more 
realistic. Experiments have shown (86), (87), that as the signal 
becomes more complicated, the correlation between the signal and 
the quanti7ation error decreases, and the error samples also become 
uncorrelated. In a heuristic sense, the assumptions appear to be 
valid if the signal is sufficiently complex and the quantization 
steps are sufficiently small, so that the amplitude of the signal 
is likely to traverse many quantization steps in going from sample 
to sample. Furthermore, if one's conplement or sign-and-magnitude 
notation were used in the proposed CBFCS algorithm, the assumption 
that the error is independent of the signal is no longer valid, since 
the sign of the error is always opposite to the sign of the signal. 
However, on the other hand, the use of two's complement quantization 
satisfies the above assumptions. 
In conclusion, our statistical approach to the analysis of the 
effect of input quantization has been based on a continuous model 
where the random error variables are implicitly assumed to be 
continuous. It will be, however, pointed out in a later section 
that this assumption will only be realistic as far as input 
quantization is concerned, and when considering the roundoff errors 
due to multiplications, a discrete model would be more appropriate 
where the random error samples are discrete variables. 
6.4 COEFFICIENT QUANTIZATICN IN THE PROPOSED HARDWARE IMPLEMENTATION: 
In general, the coefficients of a digital filter are obtsined 
by some theoretical design procedure that essentially assunes 
infinite precision representation of the filter parameters. Likewise, 
the proposed design technique for realtime digital filtering, as 
previously mentioned in chapter three, also assumes an infinite 
precision representation of the filter coefficients. However, in 
hardware implementations, the coefficients of the filters must he 
quantized to a finite number of bits, thereby losing accuracy, Thus, 
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the frequency responEe of the actual digital filter implerented 
deviates from the ideal or desired frequency response where all 
filter coefficients are represented with infinite precision. 
Briefly, the general approaches to the analysis and synthesis 
of digital filters with finite word length coefficients can be 
divided into two categories. The first approach is to treat the 
coefficient quantization errors as statistical quantities whereby 
the resultant effects of coefficient inaccuracy due to quantization 
can be represented by a "stray transfer function" in parallel with 
the corresponding ideal filter (U), (93). Also, by making certain 
statistical assumptions about the coefficient quantization errors, 
the expected mean-squared difference (error variance) between the 
frequency responses of the actual and ideal filters can be. readily 
calculated. On the other hand, the second approach to coefficient 
quantization is to look into individnal designs to optimize their 
finite precision coefficients, in order to minimize the maximum 
weighted difference between the ideal and actual frequency responges 
(94)-(101). Although, in actual fact, one cannot make arty ! ýPneral 
statement about coefficient quantization, this optimization approach 
has the advantage of yielding the best finite precision representation 
of the ideal or desired frequency response. 
Furthermore, results from previous work, its given in the above 
references, have demonstrated that the parallel form of realization 
of high order digital filters as a combination of basic first- or 
second-order digital filters yields the best performance in terms of 
finite register lengths required in hardware implementations, or 
when the digital filters are realized on a general-purpose computer. 
on the other hand, coefficient inaccuracy has profound effects in 
high order digital filters implemented in the direct form. As a 
result, the proposed design technique described in chapter three 
also employs the parallel form of realization in that a desired 
filter is being made up of a number of elemental filters (second- 
order resonators) in parallel. 
Prior to proposing a quantized design procediire, we shall next 
consider the necessary accuracy for the finite word length 
representations of the coefficients of tile elemental filters in. tile 
proposed design technique for realtime digital filters in chapter 3. 
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6.11.1 ERRORS DUE TO COEFFICIENT QUANTIZATION IN THE PROPOSED DESIGN 
ThCHNIQUE FOR REALTIME DIGITAL FILTERS: 
Consider a second-order elemental filter with resonance 
frequency wr: 
I -R(cosw T)z- 
1 
r 





The coefficient quantization problem of such a second-order filter 
has received extensive treatment in references (44), (102), (103) 
and we shall relate their results to our proposed design technique 
for realtime digital filters. 
From equation (6.4.1), the angular position of the pole-pair 
will be 0=wrT. Parametric errors will cause an error in ttie 
product cj r 
T. Thus, if, for instance, tbe sampling frequencY is 
doubled or T being halved, the resonant frequency error will tend 
to double for comparable errors in the coefficients of the z- 
I 
anti 
-2 z terms in the denominator of equation (6.4.1). To realize a 
given filter, it then appears that the use of high sampling rates 
will require greater accuracy of computation, since an increase in 
sampling frequency simply implies moving the poles towards the point 
z W. Thus, the above coefficient quantization error will finally 
set a limit of the sampling rate in a particular design, as T is 
descreased beyond a certain point, the digrital filter response will 
deviate from the expected value. 
Moreover, explicit expressions for the error,; in the pole 
positions caused by quantization of the filter coefficients can be 
derived for equation (6.4.1) if it is assumed that the errors are 
small, so that, 
ýR (6.4.2) AR Ab +" Ab 
2 2. bb 11 
'& 0= 
ýo Ab +ý0 Ab (6.4.3) Fb2 2b11 
1 
giving, A it Ab2 (6.4.4) 
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AO =- 
Ab 2 Ab 1 (6.4.5) 
p 2R. sinO 2R . tanO 
2 
where b 21t. cos&)rT , and b2 =11 
Since 0=T. Auy equation (6.4.5) shows directly that the 
error sensitivity is directly proportional to the sampling rate. 
Furthermore, it is clear that errors in the angle 0, and hence the 
resonant frequency wr, are greater when 0 is small such that, when 
T and 0 approach zero, equation (6.4.5) becomes 
Ab 2 ab 1 
2p, 29 21te 
(6.4.6) 
From the above equations, the changes in pole positions Pnd 
their sensitivity to coefficient quantization can be worked out. 
However, in the next section, we propnse a quantized design 
procedure which is a modification of the optimization procednre 
previously mentioned in section 3.2.6 in chapter three. 
6.4.2 A QUANTIZED DESIGN PROCEDURE: 
The proposed qvantized design procedure is a modification 
of the optimization procedure in section 1.2.6, to accommodate 
the effects of coefficient quantization. Consider the optimization 
model in figure 6.4.1 for our quantized procedure where we define 
D(e 





1 4, ll(ei"OT)l 
as an error criterion, and EM is the error index. 







jwT )11 (6.4.8) 
should satisfies the tolerance setAII(e 
jwT) 
, defined as shown in 
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figure 6.4.1, such that the inequality (6.4.7) holds, and 11 Q 
(ej c4T 
is the resultant quantized design of the desired transfer function 
11, (e jwT ). 
In chapter three, we had used the optimization procedure in 
section 3.2.6 to search for an optimum transfer function in a 
continuous parametric space where the optimized transfer function 
had assumed infinite precision representation in its coefficients. 
In contrast, the proposed quantized design procedure in this chapter 
basically makes use of the above optimization procedure in a discrete 
parametric space to determine the finite precision coefficients of 
the quantized filter transfer function 11 Q 
(e jwT) that satisfies the 
inequality (6.4-7) best, that is, when the error index E(W)=:: 1. The 
quantized design procedure is outlined below: 
(1) Design the desired filter to specifications, using infinite 
precision for coefficients, thus obtaining 11 D 
(ejWT). From the 
given specifications, define a tolerance set 
, &, I(e,, 
T) 
=jAll (ejwT) , Alye 




for the allowable errors in the passband, stopband an(] 









FIG: 6.4.1 OPTIMIZATION MODEL FOR A QUANTIZED DESIGN 
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(2) Quantized the set of infinite precision coefficients obtained 
in step one. Re-compute the above frequency response using the 
optimization procedure in section 3.2.6, an(! the above quantized 
coefficients so as to arrive at an initial quantized response. 
The initial word length used above is chosen by first rounding 
the infinite precision coefficients in step one to an arbitrarily 
long word length. Now, two possibilities arise. In the first 
instance, if the initial quantized response fails to meet the 
tolerance set given by equation (6.4.9), even after optimization, 
then we increase the present word lentrth by one bit. However, if 
in the second case, the initial quantized response meets the 
tolerance set after optimization, then we decrease the present 
word length by one bit instead. In both cases above, however, we 
repeat the process until the computed quantized response just 
meets the specifications laid down. At this stage, the error 
index E(w) shoiild be approximately equal to unity implying that 
no further improvements can be made with tbe present set of 
quantized coefficients thus obtained. 
(3) Using the finite word length obtained in step two above, compute 
all possi'hle quantized pole locations and construct a discrete 
space or grid structure in the z-plane where we now furtherapply 
the optimization procedure in section 15.2.6 to search for a 
final quantized design. 
(4) With the quantized coefficients obtained in step, two above, 
compute the corresponding set of quantized pole locations and 
locate them in the discrete space or grid structure constructed 
in step three. Fltcll of these poles is now moved in turn onto it 
new quantized location bounded by a circle centred at its present 
location, with a radius defined by the present quantization step. 
The sets of new quantized coefficients which result from the 
total possible combinations of the new pole 
locations, are now 
tised in turn ill the above discrete space optimization procedure 
to search for the set of new quantized coefficients that pives 
the best quantized response. If the error 
index in this case is 
not substantially less than itnity, then retain 
this set of 
quantized coefficients as the 
final quantized design coefficients. 
If, on the other handq the error 
index is substantially less than 
16q 
unity, decrease the present word length by one bit and repeat the 
above steps until a final quantized design is reached. 
Figure 6.4.2 below shows an example of a 3-bit quantization 
frrid structure for the proposed dpsign technique for realtime 







FIG: 6.4.2 A Z-PLANE DISCRETE SPACE FORMED BY A GRID OF 
ALL POSSIBLE QUANTIZED (3-BIT) POLE LOCATIONS 
OF AN LLEMENTAL FILTER 
Suppose a second-order elemental filter of the proposed 
design technique discussed in ehapter three has one of its pole 
at the centre of the circle shown in figure 6.4.2. It. is seen 
that this pole has four adjacent poles bounded by the circle 
whose radius has tile value of a quantization step. These four 
adjacent quantized poles are used in turn in step four above. Tile 
two adjacent poles within the cirele are used first followed by tile 
two poles on the circle. 
The above grid structure is formed in the z-plane by simply 
intersecting concentric circles of radii R, where 
-nT (6. lt. 10) 
and lines parallel to the imaginary axis, nt, a distance of 11coso 
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vhere, for the elemental filters in the proposed design technique 
in chapter three, 
cos(14-p -nb)T in the lower transition band. 
COSIO COS(ti- +2kb)T in the passband. 
cos(W +nb)T in the upper transition band. 
(6.4.11) 
A feature of the above quantized pole-arid for fixed-point 
representation, is the non-uniform distribution of the quantized 
pole locations and their concentration near the unit circle around 
the imaginary axis. It has the significance that more possible 
quantized pole locations are available for narrow-band bandpass 
elemental filters for the proposed design techni(jue disciissed in 
chapter three. However, the underlying sampling frequency should 
be so chosen that 0 in the above equation will not, be snall. Thi s 
follows from our discussion in section 6.4.1. 
In addition to the above mentioned, compromises should always 
be made betweeri the use of higher order filters to achieve (lesign 
specifications and the minimum order required, if the coefficient 
quantization requirement for a lower order filter provem too 
stringent to meet. lit fact, there is a tradeoff between coefficient 
word length and the order of the resultant filter. This is valid 
since the error index E(w) must be less than unity for the infinite 
precision filter (or else no finite precision filter will be 
acceptable), and one can always reduce the value of E(w) by 
increasing the filter order. Thus, the question arises as to whether 
a higher order filter can be quantized with a smaller word length 
than a lower order filter when the initial value of E(W) is small 
when compared to unity in step one of the proposed quantized design. 
To summarize, we have thus proposed a quantized design 
procedure above which makes use of an optimization method in a 
discrete space to search for an optimum quantized design. The 
resultant quantized filter, when implemented in hardware via the 
proposed CBFCS algorithm, will become asYmptotically linear as the 
word length for the filter variables increases. So far, in the 
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previous sections, we have dealt with the problems of input 
quantization and coefficient quantization, including a discussion 
on the coefficient sensitivity of the elemental filters in the 
proposed design technique in chapter tbree. In the next section, 
we shall describe a discrete roundoff noise model used in the 
analysis of product quantization or multiplication roundoff in the 
proposed hardware implementation. 
6.5 A DISCRETE ROUNDOFF NOISE MODEL FOR PRODUCT QUANTIZATION IN THE 
PROPOSED HARDWARE IMPLEMENTATION: 
As previously pointed out in section 6.1, the continuous noise 
model, in which the error samples are treated as continuoiis random 
variables, is only realistic in the analysis of the effect of input 
quantization where the usual approach is to assume infinite precision 
arithmetic within the digital filter. However, in the analysis of 
prorluct quantization or multiplication roundoff, the error asý2ociftted 
with a qu; intized pro(hict is a discrete variable so that the usual 
continuous noise model is now non-realistic. Hence, we propose the 
use of a discrete roundoff noise model in the analysis of pro(luct 
quantization in the proposed hardware implementation, such t1lat, the 
error samples are now treated as discrete random variables 
Owing to product quantization, each output sample y 
it 
in the 
proposed C13FCS implementation can be regarded as a qunntized pro(hict 
obtained by the summaiion of a finite number of partial prodiiets. 
Here, we assume that the transfer function 11(z) implemented by the 
proposed CBFCS approach is designed with the quantized procechirs- in 
section 6.4.2 sucti that each partial product above is exact (i. e. no 
-coefficient quantization error). Provided that no overflows occur, flie 
above summation will not lead to any error. However, owing to a 
finite worý length , 
the final product y 
11 
has to be quantized, thus 
yielding a product quantization error. In our discrete roundoff noise 
Model, yn is a. 9sumed to be rounded. Further assumptions made are: 
(1) The error samples ýn in the error sequence k*( 
nI 
tire statistically 
independent random variables. 
(2) For each n, Vn is a discrete random variable with possible values 
in an error set (E. 1 such that each member % has the same 
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probability of occurence, that is, a uniform, flat probability 
density distribution. 
Consider the general case of the hardware implementation of the 
CBFCS algorithm where the filter coefficients and variables are 
bounded by +1 and represented in two's complement notation. Let 
(mtl) bits, including sign, be used to represent the variables and 
(n+1) bits, including sign, for the coefficients. The output of the 
filter 
0 m+ nJ y -Y +ýy 11 n j=1 n*- 
is up-rounded, as mentioned above, to become a (b+l)-bit number 
by truncating 
b j. 2-j (6.5.2) -Y. '" + jýl Y., 
Yn + 2- 
to (b+l) bits where b<m+n. 
Let Wn be a discrete error variable where 
yo v+V (6.5.3) n'nn 
is a member of the output error sequence kW n) whose 
values are 
represented in the error set JE d. Now, if we further lay down the 
restriction that in up-rounding the above product Yn 0 all "end 
effects"-due to the asymmetry in two's complement representations 
are excluded, then the discrete error variable can only have 





(m+ n) :k=0, (0.9.4) 
"end effects" will be discussed later. 
The above error set tE I in equation (6.5.4) can be arrived k 
at by considering the up-rounding process in two seperate cases: 
(1) if the (b+l)th bit of y is zero, then the error due to up- n m+n-b-I rounding, '6 , is positive and has 2 different values: n 
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(2) if the (b+l)th bit of yn is one, then the error due to up- 









m+n-(b+ 1) In the set JE 1, the element for which k=-2 tins the 
value of -2- 
(b+1). 
Furthermore, tE 0 contains the element -2- 
but not the element 2- 
(b+1) 
d"e to the fact that any yn that lies 
2- 
(b+1) 
units away from any quantization level of y' will be assigned n 
to the next higher quantization level in the up-rounding process. 
On the other hand, any y that lies 2- 
(b+1) 
units away from any 
n 
quantization level Of Yn' Will be assigned to the next lower level in 
a down-rounding process. 
m+n-h From equation (6.5.4), it is seen that (E 
0 
contains 2 
members, or all even number of members. By assumption (2)) above, the 
error samples in tE ý are equi-probable, and the probability of ally k 
one sample in JE I is thus 2- For up-rounded two's k 
-(b+l) complement representation, the element 2 is generated only in 
one instance its an "end effect". When signal dynamic range is If 
properly controlled, the occurence of this end effect will be 
relatively infrequent. Nevertheless, assumption (2) will become 
inappropriate if the element 2- 
(1)+1) 




Table 6.5.1 illustrates the above "end effects" and shows all 
possible values of the sequences (ynj , 
Jyn1j and for m-n-b-2. 
n 
From table 6.5.1, neglecting "end effects", it is clear that tE, k1 (b+1) 
contains the value -2 0.1'")r) but not the value 2- 
). 
0.12r). 
It is further noticed that the value 0.125 is generated only once 
among the 32 possible values of (y By neglecting the "end 
n 
effects", the four possible error samples in the error set to. 06255, 
o, -o. oWi, -0.1251 occur an equal number of times, and may thus be 
regarded as equi-probable. This is, of course, approximately true, 
unless all values of y with these error values are equally likely. n 
FINAL PRODUCT UP-ROUNDED VALITE ROUNDOFF ERROTI 
-- 4- 'n n un 
0.9375 0.1111 0.75 0.11 0.1875 0.0011 u 
0.875 0.1110 0-75 0.11 0.125 0.0010 
E 
E 
0.8125 0.1101 0-77) 0.11 o. o625 0.0001 
0.75 0.1100 0-75 0.11 0 0.0000 
0.6875 0.1011 0.75 0.11 -0.0625 1.1111 
o. 625 0.1010 0-75 0.11 -0.125 1.1110 
o. 5625 0.1001 0.5 0.10 o. o625 0. Oool 
0.5 0.1000 0.5 0.10 0 0.0000 
0.4375 0.0111 0.15 0.10 -o. 0025 1.1111 
0.375 0.0110 0-5 0.10 -0.125 1.1110 
0.3125 0.0101 0.25 0.01 0.0625 0.0001 
0.25 0.0100 0.25 0.01 0 0. ()()()() 
0-1875 0.0011 0.25 0.01 -0. o025 1.1111 
0.125 0.0010 0.25 0.01 -0.125 1.1110 
o. o625 0.0001 0 0.00 0.0625 0.0001 
0 0.0000 0 0.00 0 0.0000 
-0.0625 1.1111 0 0.00 -o. o625 1.1111 
-0.125 1.1110 0 0.00 -0.125 1.1110 
-0.1875 1.1101 -0.25 1.11 o. o629 0.0001 
-0.25 1.1100 -0.25 1.11 0 0. ()000 
-0.3125 1.1011 -0.25 1.11 -0.0625 1.1111 
-0.375 1.1010 -0.255 1.11 -0.125 1.1110 
-0.4375 1.1001 -0.5 1.10 0.0625 0.0001 
-0.5 1.1000 -0.5 1.10 0 0.0000 
-9.5625 1.0111 -0.5 1.10 -0.0025 1.1111 
-0.625 1.0110 -0-5 1.10 -0.127) 1.1110 
-0.6875 1.0101 -0-75 1 . 01 0.0625 0.0001 
-0.75 1.0100 -0.75 1.01 0 0. ()000 
-0.8125 1.0011 -0-75 1.01 -0.0625 1.1111 
-0.875 1.0010 -0-75 1.01 -0.125 1.1110 
-0-9375 1.0001 -1 1.00 o. o6 (2 0.0001 








Note that the "end effects" , 
if not exclude(], will spoil the above 
symmetry shown in table 6.5-1. The "tipper end effects" are the 
errors 0.1875 and 0.125 since up-rounding the two's complement 
numbers 0.1110 (0.875) and 0.1111 (M371) will yield 1.00 which 
cannot be represented in the above limited dynamic range. Hence, 
in the actual CBFCS hardware implementation, saturation logic is 
required in addition to rounding logic to prevent the upper values 
of the sequence jy nI 
from up-rounding to negative numbers which will 
fiirther induce overflow errors (saturation arithmetic and overflow 
errors will be disciissed in a later section). In neglecting the 
"upper end effects", we also neglect the "lower end effects" in our 
model in order to assume that the four error samples in the error 
set JE k) are equi-probable. It is appropriate to neglect 
the "end 
effects" if large output sample values of yn are mlich less likely 
than smaller values (for example, by proper ly controlling the 
dynamic range of the output signal). This is typically the case 
when the word length of the up-rounded two's complement number y' n 
is at least several bits. 
Mathematically, the variance of the roundoff error is 
given by 






where F, is the statistical expectation. From equations (6.1.4), 
(6.5-5) and (6.5.6) above, the mean value of the discrete error 
variable W can be found as 
m+n-b ) -(m+n) 2-( 2: (b+ I 
k*2 
=-2-( m+n+l) 
W-- 12 and 2zk 
n) 2 m+ n-b 
where c; t- 2 m+n-(b+ 
1) 
and Ekýk. 2 -( M+ 11) . 
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Equation (6.5.9) can also be written as two spperate sums: 
CK, m+ n) 2 OL m+ 11) 2 
C(42) . 
2: ((k-1)2-( +Z (6. r,. 10) 
n k=l 2 w. k=l 2cA. 
where the first sum is associzted with the positive elements and 
the zero element in the error set 
JE 
kI while the second sitm relates 
to the negative elements. After further maniptilations, equation 
(6.5.10) becomes 
ý -2(m+n) 2 
n-2 ot 
1 
211 2k +1 
2- 2b 
-( 1 +2r) 102 
we have, Substituting equations (6.5.8) and (6.5.11) in (6.5.7), 
2 -2b 2(b-m-n)+l 2(ri+n+l) V(w -(1 +2 -2- 12 
2 -9b -2(m+n-b) 
1,3 - -2 
Next, we compare the performance of the above discrete 
roundoff noise model with the usual continuous model, by calculating 
the ratio: 
DISCRETE ROUNDOFF NOISE VARIANCE 2 -2b (1-2 -2 
(m+ n-b) 
/12 




1 -2 -2(m+n-b) 
(6. 
Since the ratio in equation (6.5.13) is less than imity, the 
roundoff noise variance obtained with the usual continuous model 
can, therefore, be regarded as tin upper bound on the discrete 
roundoff noise variance obtained in the present model using up- 
rounding two's complement arithmetic. Furthermore, it is concluded 
the error produced by mill tipl ication roundoff is less important 
than other quantization noise sources. lit addition, when m=b, as in 
the case of the proposed CBFCS hardware implementation, the ratio in 
equation (6-5.13) becomes (1 -2 
2) n) which purely depends on the word 
length of the filter coefficients. 
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6.6 A GENERALIZED QUANTIZATION NOISE HODEL: 
In the previous sections, we have examined the various 
aspects of finite word length effects on the proposed CBFCS hardware 
implementation when the quantization errors are uncorrelated. Also, 
appropriate findings have been given, and as a result of these 
findings, we have arrived at a generalized quantization noise model 
for the error analysis of the proposed CBFCS hardware implementation. 
Since high-order digital filters are always preferred to be realized 
as a parallel combination of, or a cascade of first- and second- 
order filters, we shall base our model on a second-order difference 
equation. 
In section 5.2, we discussed the implementation of a general 
second-order difference equation where we implicitly assumed infillite 
precision representations of the filter variables and coefficients. 
Ilowever, in the implementation of equation (5.2.14), y no which 
requires infinite word length, is not computed due to the effects 
of finite word length. As a result, an approximation yI is obtained n 
by either rounding or truncating the right-hand-side of equation 
(5.2.14) to M bits. The error 'rn introduced by the quantizer is 
defined by: 
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where the two's complement number in the above square bracket is 




for two's complement truncation, 
-2-ý' Wn N< 
P-ýI for two's complement rounding. 
11 
In equation (6.6.1), we 
represented. However, due to 
other inexact representations 
digital filter has become x' n 
(6.6.2) 
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have assumed the input xn is exactly 
analogue-to-digital conversion or 
of xn, the actual input to the 
instead, where 
xf =x ri n 
is the two's complement quantized representation of xn to M bits 
and 4n is the input quantization error which satisfies the following 
relationships: 
0 >, Z 
n> -2- 
(M-1) 
for two's complement truncation, 
-2-ý' <4 <2-1" for two's complement rounding. n, 
Figure 6.6.1 depicts a block diagram used to study the effects 
of quaritization errors in a general second-order digital filter 
implemented by the proposed CBFCIS algorithm. 
SAMPLEIt QUANTIZElt 




FIG: 6.6.1 BLOCK DIAGRAM OF A GENERAL SECOND-ORDER QJTANTIZED 
DIGITAL FILTER IMPLEMENTED BY THE PROPOSED CBFCS 
ALGOILITID1. 
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In the formulation of equation (6.6.1), we have implicitly 
assumed that the basic second-order digital f ilter has been designed 
by the proposed quantized design procedure discussed in section 6.4.2 
such that the filter coefficients shown in figure 6.6.1 are exactly 
represented by N-bit two's complement numbers. Furthermore, in 
figure 6.6.1, we have also implicitly assumed that the error at the 
filter output due to multiplication roundoff is statistically 
independent of the input quantization error so that the quantizers 
shown are uncorrelated and can therefore be treated seperately. The 
total output quantization error is then the combined effects of the 
above two quantizers. Nevertheless, when considering the output 
quantizer in figure 6.6.1, the input quantizer is ignored such that 
the input to the second-order section is then x (instead of xI as 
nn 
shown) which is assumed to be exact. Similarly, when consider i 11 ar 
the input quantizer, the output quantizer is ignored and the input 
to the second-order section is x' (which is inexact) as shown. As n 
a consequence of tile above assumptions, the effects of quantization 
on the basic second-order section, implemented by the proposed C13FCS 
apprdach, can now be modeled with only one output quantizer due to 
the multiplication rouridoff error If n and an 
input quantizer due to 
the input quantization error 4 
n* 
In figure 6.6.1, it is shown that tile basic second-order 
digital filter, implemented by the proposed C13FCS approach, is 
always in tile direct form. Let en be the total accumulation of 
quantization errors defined by tile relationship: 
Y n' `4 
Yn (6-6-3) 




i=l i* n-i 
(6.6.4) 
since the error at the output of the second-order section is seen 
to pass through the poles 
K-2 
-i P(z) =1+Zbz (6.6.5) J=l i* 
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of the transfer function 
K= 2 
X a.. z- 1 
K=2 
i+Zb lt J=l i* 
of the quantized filter only. 
(6.6.6) 
By the results obtained in the provions sections, we have, 
then mean value of the error en at the output of the -; econd-order 








for two's complement trunction, 
for rounding (continuous model), 
for rounding (discrete model). 
(6.6-7) 
where j6 is the mathematical expertation. 
The mean-square error at the output is given by 
C) t(e 2)= (t( e+ 
"Z (6.6.8) 
nn3 lzl= 
K=2 il2* z 
-II+ i4-1 'Y z 
(t(e )) 2- 2- 
2M 11 dz (6.6. Q) 
n3 '217j 
zl=l P(Z). P(Z- 
1z 
for two's complement triincation and rounding (continuous model), 
while for two's complement rounding (discrete model), we havP 
it(e 2»2 2- 
2M 
(1-2 -2(N-1» 11 dz 
nn3 27ýi 
j11. 
K-2 i2Z 1+Zb z- 121 i* 
1 
(6.6.10) 
22 - 2M (l_2-2(N-1) 11 -2F jdZ 
(6.6.11) 
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Therefore, the variance of the output error enj neglecting 





e2)) = , ( (El(e n 
(6.6.12) 
where F, (e 
2) 
and ; 5(p are given by equations (6.6.7)-(6.6.11) above n 
for the quantization processes: two's complement truncation, two's 
complement rounding (continuous model) and two's complement rounding 
(discrete model). 
So far, we have neglected the error due to input quantization 
whereby en includes the additional error variance 
2M 1 
3- . -ý-Vji 
since the error j 
") M 
n 
due to input quantization, with variance L" 
passes through the entire second-order section. 
3 
Therefore, the total accumulation of quantization errors, 
including the effect of input quantization, has a variance 
V(e 22-2M I ll(z).,, (, -l). dz 
n) =z 
11(7, ) ii(z- 
1).. h (0.6.13) 
Z 
passes through the entire second-order section. 
3 
Therefore, the total accumulation of qunntization errors, e 
including the effect of input quantization, has a variance 
dz 
V-4--i 1)(Z). P(Z- 
1 6.6.14) 
for two's complement truncation and rounding (continuous model)o 
and 
O-OM 11 dz V(e )=t ll(z). ii(z- ). - n3 -7rj z 
0-2M (1_0-2(N-1) I dz + I- 
)I 
32 T/ jI P(Z). P(Z- z 
(6.6.11) 
for the two's complement rounding (discrete model). 
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Figure 6.6.02 shows the proposed generalized quantization 
noise model for the error analysis of a general second-order filter 
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FIG: 6.6.2 A GENERALIZED QUANTIZATION NOISE MODEL FOR THE ERROP 
ANALYSIS OF A qUANTIZED GENERAL SECOND-ORDER FILTER 
IMPLEMENTED BY TIIL PROPOSED CBFCS APPROACH 
Although in equation (6.6.1) we have chosen the serial-mode 
implementation of the CBFCS algorithm to illustrate the error ý no 
similar equations can be easily written down for the parallel-mode 
implementation, and the above generalized quantization noise model 
holds for all modes of implementations. 
Furthermore, as a consequence of our previous assumption 
that 11(z) is designed by the quantized design procedure discussed 
in section 6.4.2, we now have a resultant quantized filter which is 
asymptotically linear, that is, as the word length M of the filter 
variables increases, the filter response becomes closer to that of 
an ideal linear filter. This is, however, not the case if 11(z) has 
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coefficients which are obtained by simply rounding or truncating 
those of a corresponding ideal transfer function represented with 
infinite precision, as the CBFCS function f in equation (6.6.1) is 
then subjected to coefficient quantization error. 
If the digital filter is implemented using two's complement 
triincation arithmetic or up-rounding arithmetic (discrete model), 
there is an additional mean error E(e n) which can easily 
be removed 
at the output of the filter by subtracting the value of fje n) given 
by equation (6.6-7) previously. In cases where the final diLital 
output of the filter is to be reconstructed back to an analogue 
signal through a digital-to-analogile converter, the above mean error 
can then simply be removed by adding an appropriate d. c. bias at tile 
output of the digital-to-analogue converter. 
So far, our discussion of the proposed generalized quantization 
noise riodel has been based on a treneral second-order section. 
11owever, using the above model, the error analysis of a general Kth 
order digital filter implemented by the CBFCS approach is rather 
straightforward. Although a general Kth order can be directly 
implemented by the proposed CBF('(', approach, the parallel form or the 
cascade form of implementation is generplly preferred over the 
direct form for reasons of coefficient sensitivity. In the following 
we shall discuss the errors involved in the implementation of a Kth 
order digital filter by the various options viz., the direct form, 
the parallel form and the cascade form. 
For the direct form of implementation, the digital filter has 





with a pole expression: K 
P(z) =I+I bioz- 1=1 
(6.6.16) 
(6-6-17) 
The error analysis of the Kth order digital filter is then analogous 
to that of the second-order section previously diRcussed, and can 
be performed by using figures 6.6.1 and 6.6.2 where K=2. 
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The variance V(e 1), ri 
) of the output error in the direct form 
of implementation of a (renerFol Kth order digital filter, due to the 
input quantization error 4n and the multiplication roundoff error 
Sn , is simply obtained by substituting equations 
(6.6.16) and 
(6.6.17) into equations (6.6.14) and (6.6.15). Similarly, the mean 
error at the output can also be obtained by iising eqiiation (6.6.17) 
in equation (6.6.7) appropriately. In short, the multiplication 
roundoff error 6n passes through the poles of 11(z) only, whereas, 
the input quantization error 3n passes throtigh the poles and zeros 
of 11(z) as in the case of the second-order section shown in figures 
6.6.1 and 6.6.2 where K=2. 
On the other hand, the parallel form of implementation calls 
for a combination of a number of second-order section (shown in 
figures 6.6.1 and 6.6.2) in parallel. The general Kth order filter 





where If (Z) 
a1i, z +a oi 
i b, ) z 
-2 +b 1i* Z- 
1 
+1 
represents the ith second-order section with a pole expression 
pi(Z) =b 2i* Z- 
2 
+b ii, Z- 
1 
+l (6.6.20) 
Therefore, the total output error due to a parallel combination 
of the above K/2 second-order sections has a variance . riven by 
V(e V(e P, n Ol n, i 
(6.6.21) 
where the variance, V(e 
n, i 
) of the output error of the ith second- 
order section is obtained by substituting equations (6.6.19) and 
(6.6.20) in equations (6.6.14) and (6.6.15) of the proposed 
generalized (Inantization noise model. Hence, the error analysis 
of a Kth order digital filter implemented in the parallel form is 
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simply performed by paralleling K/2 second-order noise modpl. each 
represented by figure 6.6.2 and the total output error variance is 
then the sum of the output noise variances of the individual sections, 
(as given by equation (6.6.21) above). In equation (6.6.21) above, 
the summation of the individual output noise variances has been 
performed under the implicit assumption that those output errors are 
mutually independent of each other, that is uncorrelated. Moreover, 
equation (6.6.21) does not take into account the additional error 
incurred in the final scaling (if necessary) of the outputs of the 
individual second-order sections before slimming them up. However, 
if the final summation is performed with a few extra bits, then the 
scaling error would become negligible. In any case, if the scaling 
coefficients are known, any scaling errors incurred can be easily 
accounted for. 
The cascade form of implementation calls for a combination of 
K/2 second-order sections (each of which is implemented in the direct 
form as shown in figure 6.6.1) in cascade. The general kth order 
filter thus implemented, ham a transfer function: 
Ký2 
11 (Z) i=l i 
(6.6.22) 
-2 -1 a, ), 01 where 11 i(z) -- -2 
(6.6.21) 
b 2i* z +b ii, z +1 
represents the ith second-order section with it pole expression 
Pi(Z) =b 2i* Z- 
2 
+b lil' Z- 
1 
+l (6.6.24) 
The total output variance of the cascade form is given by 
v (i 
n ll(z)., I(z-1). 
dz 
2 V(K 
dz V(e c2 ITj 
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(6.6.25) 
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where is the pole expression of the 
Uth second-order section P'K(Z) 2 
and 11 1 (z) is the overall transfer function of the cascade i, 2K 
combination of a total of QK+I-i) second-order sections starting 
from the ith second-order section to the IKth second-order section. 
That is, 
K 
it. 3ý Ili(z) (6.6.26) 
Also, the values of the variances V(4 n) 
and V(t n) 
are given by 
V(4 
and 2 -2M 
V(6 
n3 
2- 2M 2(N-1) 
3 
for the continuous model, 
for the discrete mod(-I. 
(6.6.27) 
(6.6.28) 
To conclude this section, we like to point out that the iTIP"t 
and output signal-to-noise ratios of the above quantization noise 
model can be similarly defined aR in section 6.3.1. In the latt*-r 
part of this chapter, we shall discuss the effects of quantizalion 
errors when they are no longer statistically uncorrelated. 
6.7 DYNAMIC RANGE CONSTRAINTS IN THE PROPOSED HARDWARE IMPLEMENTATION 
Every finite word length machine has a dynamic range associated 
with it. For instance, the number of binary digits 
(bits) tised in 
the internal arithmetic operations of a digital filter may be thought 
of as determining either its quantization step size or its "dynamic 
range". As a direct consequence, the number of digits representing 
the internal signals of a digital filter limits the maximum allowable 
signal level and, hence, the maximum finite-word-length filter !! flill 
and realizable signal-to-noise ratio. In section 6.3, the inter- 
relationship of dynamic range and signal-to-noise ratio had been 
examined. In section 6.1, the interaction of dynamic range and 
multiplication ronndoff noise had been established, While the 
proposed generalized nuantization noise model sums tip the effects 
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of a finite dynamic range on the resultant quantization noise 
in 
the implementation of n digital filter by the proposed C, 13FCS 
approach, this section is concerned with the more immediate problem 
of scaling often required to mept the dynamic constraints of a 
finit-e word length digital filter in general. 
The fact that the digital filter has a finite internal word 
length gives rise to another phenomenon called "signal overflow" 
which occurs when the signal amplitude exceeds the dynamic rang-re of 
the filter. For the proposed CBFCS implementation, the filter 
variables are represented by M-bit two's complement numbers slich 
that the resultant dynayric range is 
-14 filter variable<,, (1-2- 
01- 1)) 
When the input dynamic range is exceeded, we have the undesirable 
effects of the resultant input clipping. This can be equivalently 
, ure 6.6.1 viewed as the dynamic range of the input quantizer in fig, 
being exceeded and the input signal has then to be "properly" scaled 
(see section 6.3.1) if the maximum signal-to-noise ratio is to be 
maintained without exceeding the dynamic range constraints. On the 
other hand, if the output dynamic range is exceeded, a phenomenon 
called "overflow oscillations" will occur and the resultant filter 
is then non-linear. This can bp equivalently viewed as the dynamic 
range of the output quantizer in figure 6.6.1 being exceeded. Th e 
problem can be approached in several ways. 
The first approach to prevent output overflow is by further 
scaling the input to the filter by a factor equal to the gain of 
the filter. However, as pointed out in section 6.3.1, this amount 
of reduction in signal strength will correspondingly decrease the 
input signal-to-noise ratio, which is riot desirable in most cases. 
On the other hand, the second approach relies on the fact that 
scaling the input signal by a factor equal to the filter gain is 
equivalent to normalizing the filter gain. This further implies the 
scaling of the filter gain IH(ej 
WT )I to prevent output overflow. 
Furthermore, if H'(z) is the scaled transfer function of H(z), then 
the dynamic range constraints of the dioital filter dictates that 1_ý 
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1111 j cjT )1 41 (6.7.2) 
and to preserve the largest possible signal-to-noise ratio, the 
equality in the above inequality (6-7.2) must be used such that 
the filter gain is exactly unity, that is, normalized. The tbird 
approach is to lise a type of saturation arithmetic to quench the 
resultant "overflow oscillations" when "signal overflow" has 
occurred, such that the digital filter can resume its linear 
operations. Obviously this is an indirect or roundabout approach, 
for instead of directly preventing "signal overflow" to occur, one 
simply guarantees that the non-linear effects of "signal overflow" 
(that is "overflow oscillations") will not present in the resultant 
digital filter which employs a type of saturation arithmetic. The 
last approach and the phenomenon of "overflow oscillations" will be 
discussed in the next section, and it is suffice to say here that 
a mixture of the above methods is used in practice in coping with 
the problem of "signal overflow" due to a finite dynamic range. 
At this juncture, it might be worth mentioning that, the above 
problem of "signal overflow" seldom happens in systems which employ 
floating-point arithmetic. This is due to the much larger dynamic 
range of floating-point representation when compared with fixed- 
point representation for the same number of bits used. Moreover, 
floating-point arithmetic has an internal autovatic scaling property 
as opposed to fixed-point arithmetic where the above necessary 
scaling has to be provided externally. 
Although scaling is a solution to the above irentioned dynamic 
range problem of a finite word length digital filter, severe scaling, 
on the other hand, can sometimes cause another phenomenon called 
"signal underflow" to occur. This is the case when the signal 
strength falls short of the quantization step of the qunntizer in 
question. Nevertheless, the occurrence of "signal underflow" is 
undesirable when a digital filter is used to process weak signals, 
for these weak signals within the digital filter may be wiped out 
completely as if they were never present at all. In tliese cases, 
the need of preventing "signal underflow" C then forms a dynamic range 
constraint. 
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Finally, to conclude this section, we discuss the dynamic 
range constraints associated with the CBFCS memory which stores the 
pre-computed compensated partial products in the proposed CBPCS 
algorithm discussed in chapter five previously. These compensated 
partial products are pre-computed according to the CBFCS function f 
given in equation (5.2.10). Furthermore, in the formulation of the 
CBFCS function f, we have assumed, for convenience, that each of the 
above mentioned compensate(] partial products can be represented by an 
N-bit fraction, such that, the dynamic range of these compensated 
partial products is: 
-14comperisated partial productm6(1-2- 
(N-1) ) (6.7-3) 
This is equivalent to saying that the dynamic range of the C'BFCS 
memory is equal to that given by equation (6.7.3) above. 
However, these compensated partial products can assume a 
magnitude rreater than unity, depending on the values of the filter 
coefficients which have also been assumed to be represented by N-bit 
fractions for convenience in equations (5.2.4) and (5.2.5). These 
filter coefficients can, in general, be greater than unity and will 
then be scaled to a magnitude less than unity. In both cases, a 
scaling of the CBFCS function f is implied so that the compensated 
partial products can be accommodated in the CBFCS memory without 
exceeding its dynamic range constraints. Effectively, this scaling 
of f corresponds to modifying equation (5.2.10) as below: 
i j+l j+ 1 j+ 1 f (rj , rj , rj , rul rC 
Cq 
...... 9 (11 
s12345B 2B 11 B 
2-m(ao. rj +a rj +a r" -1) rj -b,. r") IV2 2* 314 
B j+l B j+l 0-211 3+1 
N, 
11 
+C 2- +C......... +C .2 (6.7.4) 11 2B I)8 
Also, equation (5.02.11) will be accordingly modified by substituting 
f9 as given by equation (6-7.4) above in it in place of the unscaled 
function f. In the majority of cases, m=1 would be adequate. The 
above scaling will also be applied to the parallel implementation of 
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the proposed CIBFCS algorithm and appropriate modifications of the 
equations thereof can be made similarly as shown above for the 
serial implementation. 
Nevertheless, the above scaling of the CRFC, S can he regarded 
as one possible way of accommodating non-fractional magnitude in 
the proposed CBFCS algorithm. On the other hand, one can always 
directly implement the proposed C13FCS al. frorithm using mixed- 
number representation by following the same approach ontlined in 
chapter five. The corresponding error analysis of the mixed- 
number system can also be performed in a manner analogrous to that 
disciissed in the previous sections of this chapter. The necessary 
modifications of the equatiors derived so far are mathematically 
trivial and will, therefore, not be included here. In any case, 
whenever there is an advantafre in using the above mixed-number 
representation in implementing a C13FCS digital filter, one should 
not hesitate to do so, for the above scaling of the CBFCS functions 
will then be avoided. As a conseqnence of iising a mixed number 
representation, the CBFCS filter coefficients and variables can now 
take on a magnitude great, er than unity and can he represented in 
two's complement notation as follows: 
0ss S-j j -(j-8) x2+x+EX xj. 2 .2 (6-7-9) k i=l Ic J=S+ 1k 
0ssi S-j i -(j-S) .2+ýy .2+y .2 (6.7.6) Yk = -yk i1k j=S+l k 
T-i N-1 i 0-(i-T) -a + . 
7- a (6-7-7) iL=T+l k 
0. T T-i N-1 i 0-(i-T) bk2+Zb2+. 2: b .2 
(6-7-8) i=l k i=T+ Ik 
where S is the number of bits in the integer part of the filter 
variables arid T is the number of bits in the integer part of the 
filter coefficients. Having considered the quantization noise 
effects in the previous sections for the case of uncorrelated noiset 
we shall further examine the effects of quantization in the 
implementation of the CBFCS algorithm when the quantization errors 
become correlated, in the next section. 
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6.8 LIMIT CYCLE BEHAVIOUR IN THE PROPOSED HARDWARE IMPLEMENTATION: 
S, ustained oscillations of various amplitudes, or limit cycles 
as they are generally referred to, can appear at the output of a 
finite word length digital filter even when there is no applied 
input, that is, under zero input conditions (104), (105), (106). 
The problem of limit cycles, however, can usually be ignored in 
digital filters which eriploy floating-point arithwetic because of 
the inherent automatic scaling property of the arithmetic (107). On 
the other hand, digital filters which employ fixed-point arithmetic 
exhibit two distinct types of oscillations. 
The first type is essentially due to the overflow of the finite 
dynamic range registers in digital filters, as pointed out, in the 
last section, and has been referred to as "overflow oscillations". 
These "overflow oscillations" are generally very large and 
undesirable, and hence, it is important to eliminate the possibility 
that they can occur. The second type of limit cycle in recursive 
digital filters results from amplitude quantization within the 
filters or, in particular, from the rounding or truncation of 
multiplication products in a feedback loop (108), (109), siich that 
the resultant filters are non-linear. 'Such limit cycles were first 
noticed by Blackman (110), who referred to them as Ideadband effects" 
and to the amplitude intervals within which these limit cycle's are 
confined as "deadbands". At this juncture, it ought to be pointed 
out that limit cycles fire inherent in recursive digital filters 
rather than non-recursive digital filters since these filters have 
no feedback loops in their structures. Moreover, if the amplitude 
of a limit cycle existing in a digital filter is large compared with 
its dynamic range, then the existence of such a limit cycle can 
limit the application of the digital filter in general (106), (111). 
This is particularly true in systems where idle channel noise must 
be minimized. We sliall consider next, the second type of limit 
cycle in the proposed CBFCS approach. 
In our previous discussion of quantization noise in digital 
filters implemented by the proposed CBFCS approach, we assumed that 
sample-to-sample changes in the input signal were large compared with 
the size of a quantization step, and that multiplication rouridoff 
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errors were uncorrelated. However, when the input signal is a 
constant, the rounding errors resulting from fixed-point finite 
word length arithmetic can no longer be modeled as uncorrelated 
random variables. Moreover, as mentioned earlier, this is also tile 
case for zero-input conditions. Hence, in the following analysis of 
liwit cycles in the proposed C13FCS approach, we allow for tile fact 
that the above rounding errors can be correlated. 
Since high-order digital filters can be readily inplemented 
by a parallel or cascade combination of second-order sections, we 
shall restrict our analysis of limit cycles in the proposed CBFCS 
approach to tile basic second-order section shown in figure 6.6.1 in 
section 6.6. Furthermore, its the zero-input case is of more interest 
in practice, we shall consider only the zero-input case in deriving 
a bound for the possible limit cycles in a second-order section, 
although results of the same general character can be easily and 
similarly derived for any constant input. 
- 
In general, when a second-order section as shown in figure 
6.6.1 is excited by a constant input, there may be many possible 
steady-state outputs confined within a "deadband". as t1le system is 
now considered as a non-linear feedback digital filter with errors 
that are correlated. However, a necessary condition for a steady- 
state constant output error when tile input is a constant can be 
easily derived by a direct reference to figure 6.6.1 and as follows. 
Let the constant input be X and suppose the output has resehed a 
steady-state value Y', not necessarily eqiial. to the predicted value 
Y, which would occur if infinite precision arithmetic was used. Then 
from equations (6.6.1) and (6.6.6), we have 
'2 K=-) 
ito a 
where the error, E, for rounding, satisfies the inequality 
-0-M <E . 4,2-M 
(6.8.2) 
which is seen to be the roundoff error range of the output quantizer. 
Furthermore, equations (6.8.1) and (6.8.2) now permit us to write 
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an inequality for Y' as follows. 
K= 2 
K=2 Z: a. 
(i Zb )(Y' 1=0 I X) <, O-M K=2 
since the magnitude of the error E is bounded by the inequality 
IE14 2-M (6.8.4) 
Now, the value Y, which is computed with infinite precision, 
is the predicted value below: 
K=2 
.Za. 1=0 I- Y K=2 x 
(6.8.5) 
1+b 
so that the deviation of the quantized steady-state witput Y' from 
the predicted infinite precision value Y satisfies the inequality: 





1+i; Ib il 
Therefore, inequality (6.8.6) implies that a necessary condition 
for a steady-state constant output Y' is tilat tile vilille of y, milst 
satisfy the following inequality: 
d" yy+2 (6.8.7) K= 11- K=2 
1 i=l i l= 1i 
The interval in the above inequality (6.8.7) is referred to fts the 
deadband of the above second-order section. Furthermore, the above 
necessary condition is also a sufficient condition when the past (or 
delayed) two outputs of the second-order section are equal and lie 
within the deadband. The width of the above deadband is inversely 
proportional to the pole expression PQ) of the filter evaluated at 
194 
th e point z-1 (tire pole expression P(z) is griven by equation 
(6.6.1-1) in section 0.6). The total number of quantizati oil steps, 
each of width 2- 
(? 1- 1), 
in this deadband is approximately equai. to 
the d. C. gain of the filter with poles only. 
Furthermore, it is noticed in equations (6.8.6) and (6.8.7) 
that it is always possible to reduce the width of tile above deadband 
by increasing, tile value of M. This implies the use of more bit,; to 
increase the finite dynamic range of tile digital filter, thereby, 
decrensing the width of the quantizRtion step. In addition, if 
truncation wits use(] instead of rounding, tile width of tile resultant 
output dendband would be tile same, but would not be symmetrically 
distributed about Y, as tile inequality (6.8.2) would then he changed 
to a corresponding range for truncation. %evertheless, tile zero- 
frequency limit cycle associated with tile above deadhand is an 
exceptional cape, whereas, in the general case, limit cycles can 
assume tion-zero frequencies. Ve shall next derive a bound on limit. 
cycles caused by roundoff errors in the basic second-order section 
shown in figure 0.6.1 in section 6.6, tinder zero-input conditions. 
In this inptance, limit cycles are defined to be the autonomous d. c. 
or periodic behaviour of a digital filter tinder zero-input condiLions 
after having been excited by a non-zero input. 
Since it pecond-order digital filter implemented by the C1111CS 
approach is always it, the direct, as pointed out previously, tile 
output noise passes through tile polect P(z) of the filter only. Thus, 
the zeros of the transfer function H(z ,I do riot play any role in tile 
analysis of zero-input limit cyclep. Consequently, tile basic second- 
order section shown in figure 6.6.1 can now be modified to become a 
POle-only structure, as shown in figure 0.8.1, which is described by 
K=2 
E 1) (6.8.8) yr, =e-I n i=j i *yn-i 
where the rouridoff error term en in the above quantized recursive 
difference equation Pntipfies the inequalit. y: 
I (6.8. ) 
Fiirthermore, en is defined its the total acclImIllittion of roundoff 
lc)5 
errors, and we assume t1tat no overflows will occiir. 
QUANTIZER 
FI(;: 6.8.1 BLOCh D11GLAM OF -1 GENLRAL 
SLCOND-ORDEv ()ITA'XTIZED, 
, I-Ls CBFCS FIFFI. It FOE. lilt, A-\ALYSIS OF I. Pli , 1, cyc , 
U\ 1,1,, li R () - IN I UT C (IN 1) 1TI ON S 
A variety of bounds on lii--dt cycles caused b. y roiindoff errors 
have been developed (112), (111), (114), (115), and, in juirticular, 
we shall follow the approach of the latter, since it leads to at, 
absolute bound on the peak value of any limit cycle with period L. 
Furthermore, we assume that the basic second-order section 11(z) is 
asymptotically stable* that is, 11(z) tins all its poles P(z) strictly 
inside tile unit eircle. Pence, the region of stability which we 
restrict our analysis of limit cycles in, is the ramiliar triarif0e 
with vertices itt the 1)oints (2,1), (-2,1) and (0, -1) in ab I- 
br) 
plane (129). Furthermore, vr, 
i 
it, equation (6.8.8) above must be 
boundpd for any boxinfle(I iliput due to the above stability assumj)tion- 
Taking the Z Transform of equation (6.8.8) we see that 
YO(z) = E(z)/P(Z) 
where E(z) is the Z Transform of the error e n 
Now, if h 
11 
is the impulse response of the pole expression P(z), 
then y' can theoretically be calculated by the convolution sim: n 
vo 
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e Yn' `2 k=o k' n-k 
(6.8.1(') 
Since finite word length diLgital filters are finite-state machines, 
periodic limit cycles 
(including (i. e. or zero-frequnecy limit cycles) 
must be reached in a finite number of steps, under zero-input 
conditions, becanse of the finite number of internal states of the 
filters (113). Consequently, we assume next that a limit cycle of 





Similarly, it can be shown that 
yr, 






since the basic second-order section is assumed to be stable such 
that (1 +b 1 +b 2)/0. 
Using the periodicity of en, equation 
((6.8.10) can be written its 
L-1 
Y, 'i = ýL en-r* k=o r+ 
Thererore, by equation (6.8. ()), we have 
it L-1 1 *00 2- . 
2: z lyn 
r=o k= 
"r+kLI 
which provides an absolute bound on the peak value of any lit-lit 
cycle with period 1, of the basic second-order section implemented 
I)y the proposed C13FCS ahrorithm. el 
In general, the limit cycle periods for different initial 
conditions cannot be determined except by exact simulation. Fo r 
design purposes, a bound independent of L and n can be determined by 
observing from equation (6.8.10) or (6.8.15) that 
yl I <O-M. rl z-k; o 
iI Ik 
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Utilizing the asymptotic stability assurned on hr, it can be shown 
that 
lim L- 11 oo) *0 
L-ffl rl=o 
A llr+kL Ao 1 llr (6.8.17) 
From equation (6.8.15), it is seen that the absoliite botind on 
the magnitude of any limit cycle of period L reduces in value witil an 
increased value of M (the number of bits used for the dynamic range). 
This implies, as previously mentioned in the constant input case for 
a zero-frequency limit cycle (L=1), the use of more bits to increase 
the dynamic range of the digital filter, thereby, decreasing the 
width of the quantization step size 2- 
(M-1) 
. 
The extension of the above bounds derived in equations (6.8-15) 
and (6.8.16) to higher-order filters implemented as either a parallel 
or cascade combination of basic second-order sections is obvious in 
the former case, but not in the latter. lit the parallel case, the 
individual second-order sections share a common input, art(] their 
outputs are summed together to produce the filter output. Hence, the 
limit cycle behaviour of each section is indeperident of fill other 
sections, and the output of the filter for zero-input miist be. simply 
the sum of the limit-cycle outputs of the individual second-order 
spcti oils - In the cascade case, however, each second-order section 
derives its input from the preceding section, and thiis, in lgleneral, 
only the first second-order section in the cascade combination has 
necessarily zero input when the filter is under zero-inImt condition'S. 
It has been speculated (113) that the cascade filter behaves as if 
each second-order section were producing its own mnximum amplitude t13 
limit cycle or else is filtering the limit cycle from the previous r., 
stage, whichever is the larty-er output. Furthermore, it fins been t., 
found (116)-(1&00) that the ordering of poles and zeros in it caseade 
combination of second-order filters to realize a higher-order filter 
has a profound effect in minimizing roundoff noise which certainly 
has its effect on the resultant limit cycle behaviour of the cascade 
filter. It has been found (120) that peak noise (, an be minimized by 
arran, (, ring second-order sections approximately in the order of 
decreasing Q-factors. In this case, the high-Q second-order section 
which has the largest peak response and hence will amplify the 
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roundoff noise most, is placed early in the cascade filter such 
that it encounters the maximum filtering actions. However, this 
configuration requires the maximum amount of prescaling of the input 
signal to the digital filter to prevent overflow. On the other hand, 
in the somewhat more common case of desiring to minimize the total 
noise energy, the second-order sections are then arranged in 
ascending order of their Q-factors. 
Having considered bounds for the limit cycles in the proposed 
CBFCS implementation, we shall now consider some remedies to the 
problem of limit cycles in general. It has been found (110) that the 
deadbanq effect of a digital filter can sometimes be avoided by adding 
a small noise to the input to the filter, and the process is knowlt as 
"dithering". For example, one general form of a dither signal is 
(_, )n 
. 2-M 
which is periodic and has an amplitude 2-M (i. e. half the width of 
the quantization step size 2-(M-')). Other forms of dither signals 
of larger amplitudes are often used in practice to break up limit 
cycle behaviours. That a dither signal within a digital filter can 
sometimes be very effective in breaking up its limit cycle behaviour, 
is due to the fact that the dither signal helps the output of the 
filter to jump across its quantization thresholds. Furthermore, 
random noise of one or more bits in an input signal can also have the 
effect of a dither signal. (It had been found experimentally (111) 
that one bit of random noise in the input signal had broken up the 
limit cycle behaviour of a cascade filter which had been previously 
triggered into a limit cycle). Furthermore, this process of injecting 
random noise forces the resultant roundoff errors within a digital 
filter to become random. In particular, this idea has been applied to 
the rounding process in a digital filter and has been referred to as 
"random rounding" (121), (122). However, the randomness of the above 
roundoff errors causes a non-zero output signal even for a zero input. 
Consequently, instead of a true zero output for a zero input, a noise 
signal, known as "remaining noise" (121), of a relatively small 
amplitude is produced at the output. In addition, the above process 
of "random rounding" also introduces an increased quantization error 
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when compared with ordinar rounding (121), However, it is y (123). 
also found (121), (123) that the use of "random routiding" can 
eliminate the limit cycle behaviour of a digital filter. Besides 
"random rounding", it is also worth mentioning that there exist some 
criteria fot the absence of limit cycles in it digital filter under 
zero-input conditions (124)-(126), however, these criteria are 
generally quite restrictive in the design of high-rain filters. 
In the experimental verification of the propose(] C, 11FCS hardware 
implementation of digital filters and the investigation of the 
proposed generalized quantization noise model for its error artalysis, 
we had also tested the above principle of "random rounding" (1'. )2), 
(12-3) in addition to the usual two's complement up-rounding scheme 
described in section 6.5. In particular, it was found experimentally 
that by selectively forbidding some output states of a finite word 
length digital filter, in addition to applying the above principle of 
"random rounding", the limit cycle behaviour of a socond-order filter 
had been eliminated such that it true zero output was obtained under 
zero-input conditions, in contrast to the non-zero noiso-like output 
of the above "random rounding" scheme. Consequently, we have called 
this rounding process the "selective rounding scheme" as opposed to 
the above mentioned "random rounding, " which does not require the 
absence of some selected output states of a finite word length filter. 
However, as has been found in the case of "random rounding" (121), 
(1213), this proposed "se)ective rounding scheme" also introduces an 
inevitable increased quantization noise (due to the random tioige 
injected) such that the scheme should only be iised in filtering 
systems where the presence of limit cycles are undesirable. Such is 
the case for systems Oiere idle channel noise is required to be it 
minimum. 
In general, provided that the amplitude of a resultant limit 
cycle within a digital filter is not large compared with its dynamic 
range, the limit cycle behaviour of the filter may not limit its 
applications. The bounds of the limit cycles of digital filters 
implemented by the proposed CBFCS approach derived previously then 
give an indication of the "severeness" of the restiltant limit cycles 




6.8.1 OVERFLOW OSCILLATIONS AND TIIE USE OF SATURATION ARITHMETIC: 
Overflows occur in the proposed CBPCS implementation when the 
dynamic range of the "Adderless-Multiplierless Unit" (MIT) is 
exceeded. This equivalent to saying that when the total input to 
the output adder in figure 6.6.1 is out of the rarige: 
-1 <dynariiic range of AMIT <, (1-2- 
(N-1) ) (6.8.19) 
(assuming pre-rounding is adopted at the start of the summation 
process). As already mentioned in section 6.7, the result of such 
overflows is the undesirable presence of "overflow oscillations", 
and the resultant filter then operates non-linearly (127)-(129). 
These "overflow oscillations" have been studied in details in the 
above references and will not be repeated here. On the other hand, 
the necessary and siifficient conditions for the absence of these 
"overflow oscillations" in it second-order recursive digital filter 
have been advanced in reference (130). It has been fotind and proved 
(127)-(129), (131) that the use of a type of saturation arithmetic 
Yn' +V(-ao'xl; 
l -41*xn'-l -a 2*xnl-2 
+b -b0"y'2) =0 
(6.8.20) 
1 n-I 
will eliminate these "overflow oscillations" even under zero-input 
conditions. This is in fact equivalent to modifying , the two's 
complement arithmetic in the CBFCS implementation to become 
V(u) = sgn(u) for lxil>l (6.8.21) 
whenever overflows occur, and when under normal two's complement 
arithmetic operation, we have, 
V(U) = 11 for 
Iii14CI (6.8.22) 
The total input-output characteristic of the resultant modified 




FIG: 6.8.2 MODIFIED INTO'S COMPLEMENT ARITHMETIC 
FOR THE PROPOSED CBFCS IMPLEIMEN TAT ION 
Under the input-outpnt characteristic shown above, the vnlue 
of the output sample y, will be assigned the value of n 
in the event of it positive overflow in the summation of the partial 
produc ts. In tile event of a negative overflow, yI will be assigned 
n. 
the value of -1 instpt(j. Tile use of this simple non-lincarity 
guarantees stable behaviour whenever overflows occur. (If course, 
the filter is operating non-linearly at these times, however, it can 
be argued heuristically that saturation is perhaps the most sensible 
thing to do, as a remedy, in the case of overflow anyhow. 
one comment is now in order. One only employs saturation 
arithmetic its a guarantee that "overflow oscillati oils" cannot occur. 
In general, the scaling rules in section 6-7 should be carefully 
observed such that a filter would be so designed that overflows are 
unlikely to occur during most of the processing time under normal 
operation conditions. 
6.1) CONCLUSION: 
The adoption Of two's complement notation for signed 
filter coefficients and variables in the proposed CBPCS algorithm 
has made redundant the necessary code-conversion time required in 
other hardware implementations of digital filters where mixed 
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notations are used, as pointed out in section 6.2. Consequently, 
this represents a speed advantage of the proposed approach over other 
approaches employing mixed notations. Furthermore, the amount of time 
so gained can be turned into further useful signal processing. 
From equation (6.3.9) in section 6.3, it is noticed that the 
output noise variance due to input quantization error is, in a sense, 
a time-dependent result since it is a function of n where n is the 
number of iterations. Furthermore, since the value of 
1h 21 in k 
equation (6-3.9) must be positive, we see that the output noise 
variance must increase with n from some originally minimum value. 
This is reasonable since one would not expect a large noise variance 
in the output of a digital filter immediately after noise is applied 
at its input. Physically, the variance of the output noise builds 
up and reaches an asymptote much as does a step signal applied to a 
linear discrete-time system. Eventually, a steady-state is reached 
unless the poles of the digital filter lie exactly on the unit circle. 
This is the case for the frequency sampling design technique discussed 
in chapter two, as opposed to the proposed design technique discussed 
in chapter three where the poles of the elemental filters are within 
the unit circle. Equation (6-3.8) describes the steady-state 
behaviour of the output noise variance, and when given the transfer 
function of a digital filter, the complex integral can be readily 
evaluated. 
Section 6.3.1 introduced the interrelationship between input 
quantization and signal-to-noise ratios of the proposed implementation 
of digital filters. Explicit expressions have also been derived for 
the input and output signal-to-noise ratios for a given word length 
used. In deriving these espressions, we have implicitly assumed that 
the digital filter in question has been realized with infinite 
precision. The effect of coefficient quantization in the proposed 
hardware implementation was dealt with in section 6.4 where a quantized 
filter design procedure was given. Furthermore, section 6.4.1 deft1t 
with errors due to coefficient quantization in the proposed design 
technique discussed in chapter three. 
Section 6.5 described a discrete roundoff noise model for 
product quantization in the proposed hardware implementation of 
digital filters as opposed to the continuous noise model used for 
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the analysis of the effect of input quantization. This is due to the 
fact that the statistical assumptions made in the continuous model 
are only met in the input quantization case, while the statistical 
assumptions made in the discrete model are more realistic and 
consistent when one comes to access the noise output due to internal 
arithmetic roundoff in a digital filter. The noise variance given 
by equation (6-5-12) is in fact the output noise variance due to 
product quantization in a non-recursive digital filter implemented 
by the proposed CBFCS approach discussed in chapter five. Section 
6.6 then introduced a generalized quantization noise model for the 
error analysis of the proposed CBFCS approach in hardware implement- 
ations. A comparision of equation (6.5-12) with equation (6.6.12) 
shows that the output noise due to product quantization is larger in 
the case of recursive realizations than non-recursive realizations. 
This is as expected since there are no feedback loops in the case of 
non-recursive realization while the output errors of recursive filters 
are continuously fedback into the pole sections which tend to amplify 
the resultant noise output. 
The above proposed generalized quantization noise model for 
the proposed CBFCS implementation differs from conventional models 
for other approaches of implementation of digital filters in that 
there is only one output quantizer associated with the proposed model 
as opposed to the usual one-quantizer-per-coefficient realization 
scheme for other approaches. This represents a tremendous reduction 
in product quantization noise, for example, in an Nth order filter 
realized by conventional approaches there are 2N+I coefficient 
multipliers and when realized in the direct form, the output noise 
variance of the filter due to product quantization is thus 2N+I times 
that of the same Nth order filter realized by the proposed CBFCS 
approach. Furthermore, the replacement of hardware multipliers by 
the CBFCS memory technique has enabled local modifications within the 
CBFCS memory for a particular filter section which often help in noise 
reduction and the accuracy of the filter performance. These local 
modifications are simply achievied by modifying certain pre-computed 
"compensated partial products" before storing them in the CBFCS 
memory in the proposed CBFCS hardware implementation. 
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Having briefly compared the roundoff noise performance of the 
proposed CBPCS implementation with other conventional approaches, we 
now compare its noise performance with that of the "Combinatorial 
Filter" proposed by B. Liu et. al. (76). In their paper, B. Liu et. al. 
have arrived at the following noise expression for their method of 
hardware implementation of digital filters: 
V(e 2 






A direct comparision of this equation with equation (6.6.15) shows 
that the noise variance in the "Combinatorial Filter" is substantially 
larger than that for the proposed CBFCS hardware implementation. This 
is due to the fact that B. Liu et. al. realization suffers from 
coefficient quantization effect while the proposed quantized design 
discussed in section 6.4 has rendered the proposed CBFCS implementation 
free from coefficient quantization error. Finally, filters implemented 
via B. Liu et. al. approach will not be asymptotically linear since 
the outputsof the combinatorial filters are non-linear functions of 
their filter coefficients as shown in the error analysis of B. Liu et. 
al. paper (76). On the contrary, as explained in section 6.4, filters 
implemented by the proposed CBFCS approach are asymptotically linear. 
Finally, section 6.7 dealt with the dynamic range constraints 
of the proposed hardware implementation while section 6.8 dealt with 
the problems of limit cycle behaviours and overflow oscillations. 
Since, in general, the periods of limit cycles cannot be determined 
except by exact simulation, thereforeq for design purposes, an upper 
bound independent of the periods of limit cycles was obtained as 





LOGIC DESIGN AND CONSTRUCTION OF A DEMONSTRATION PROCESSOR 
AND ITS INTERFACING WITH ITS ASSOCIATED PERIPHERAL UNITS 
1 INTRODUCTION: 
A demonstration processor and its associated 
peripheral units were built to verify experimentally the proposed 
"Carry Brought Forward Compensation Scheme" (CBFCS) discussed in 
chapter five, and to investigate the proposed generalized quantization 
noise model for the error analysis of the hardware implementation of 
the above scheme. The word length of this demonstration processor 
was chosen to be sufficiently short to further investigate the adverse 
effects of using such a short word length on the proposed design 
technique discussed in chapter three. Furthermore, the demonstration 
processor built was a basic second-order section, in view of tile fact 
that higher-order filters could then be formed by multiplexing this 
basic section. Consequently, we shall concentrate on describing the 
logic design and construction of the above demonstration processor in 
this chapter, while further details pertinent to its multiplexing to 
form higher-order filters, in addition to those mentioned in section 
5.4 in chapter five, will be furnished wherever approprinte. 
Prior to describing in detail the logic design and construction 
of the above demonstration processor, we shall first lay down its 
specifications as follows: 
(1) The word length M of the filter variables was chosen to be 8 bits 
including sign, in two's complement notation, so as to accommodate 
bipolar signals. Hence, all internal signals within the processor 
were quantized to 7-bit accuracy in magnitude in all arithmetic 
operations. 
(2) The word length N of the filter coefficients was chosen to be 16 
bits including sign, in two's complement notation, in order to 
implement a variety of filter responses. The filter coefficients 
were therefore represented to 15-bit accuracy in magnitude in all 
arithmetic operations. 
(3) Two's complement up-rounding was chosen in preference to two's 
complement truncation, because of its better properties. 
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(4) Schottky TTL Random Access Memory (RAM) was chosen to implement 
tire CBFCS memory for its speed arid relatively low cost compared 
with other high-speed technologies such as ECL and BCI, etc. The 
choice and use of RAM's further made possible a programmable, 
variable-coefficient filter by selectively changing the content 
of the C13FCS memory. 
Standard 4-bit TTL adder chips were used to iml)lement the 
"Adderless-Multiplierless ITnit" (AMIT) in the implementation of 
the "Carry Brought Forward Compensation Scheme". 
The serial-mode implementation of the "Carry Brought Forward 
Compens; ition Scheme" was chosen since it required a minimum of 
hardware, but on the other hand, demonstrated the maximum 
complexity of the control circuitry required in implementing the 
CBFCS algorithm. 
(7) Since the access time of the Schottky TTL RAM's chosen was 25risec 
typically, the carry propagation path was "sectioned" at the 
"sectioning point" C 8' as explained in section 5.3, to give a 
surimation time of the above AMIJ as 23nsec typically. This was 
then felt to be the best arrangement in "sectioning" the worst 
case N-bit carry propagation path down to a maximum of B bits 
long, where 13=8 in this case. 
All essential logic units to ensure correct operations of the 
demonstration processor are shown in figure 7.1 . 1, while tile 
operation of tile demonstration processor is tabulated in table 
7-1-1- 
The operation of the demonstration proce-qsor shown in figure 
7.1.1 can be describe(] as follows. The register It A shown in 
f igure 
7.1.1 enables concurrent operations of memory access of the (AWCS 
mpmory and the 11byte-sl iced" summation of the conipensitte'd partial 
products of f 
11 as 
described in detail in section 1.3.2 previously. 
However, it has also been pointed out that the introduction of It A 
lilts 
made the demonstration processor into a "pseudo-pippline" system 
which thus requires 9 clock cycles to produce an output sample y n* 
In the above 9 clock cycles, the filter variables shift serially out 
of shift registers: 
('rqt 














appears at the address input of the CBFCS memory which realizes the 
function f its given in equation (5.2.10). The output of the Cl1FCS 
memory is the ith "compensated partial product" of f, which is n 
then loaded in par, allel into register It Tile output of register It A 
is connected to one of the two summation inputs of tile "Adderless- 
Multiplierless Unit" (AMU). The other summation input of the AMU is 
hard-wired to the output of register It B in parallel, with one 
bit 
right shift to weight the "depleted sum" of tile AMU summation output. 
The AM is made up of four standard TTL adder chips connected its 
logic function units, the details of which are shown in a litter 
section. Tile carry output C 
j+1 
of the AMU is connected to both the 8, n 
compensation unit CUI and the coripensation unit CIT", such that its 
value is clocked into the appropriate units at the desired moment 
as described below. In addition, the carry output C' 
j+1 
is used to 8, n 
address the CBFCS memory as mentioned above. The operation of the 
demonstration processor repents every () clock cycles arid in the first 
clock cycle, pre-rounding of the output sample is done via tile 
rounding unit RU connected its shown in figure 7.1-1. This has Vie 
advantage of saving at least one clock cycle in the production of tile 
output sample. Furthermore, in tile first 8 clock cycles, the 
"compensated partial products" of fn obtained from tile ClIFCS memory 
are summed in the proposed "byte-slAced" mariner its described ill 
section 5.2 previously. Any possible "end-overf lows" during this 
time are corrected by tile " End-Overflow Correction Vnit" (EOC11) its 
shown in figure 7.1-1. Moreover, as pointed out in section 5.3-3, 
when right-shifting two's complement numbers, modifications linve to 
be made in order to restore the proper weighting of the number 
shifted. This is also performed by the above "End-Overflow Correction 
Unit" (1, J)CIT) which thus serves it dual-purpose. In the nth clock 
cycle, it "byte-sliced" subtraction is performed via the "True- 
Complementer" (TC) arid a forced carry-in into the AMIT. This is due 
to the negative weighting of the "compensnted partial product" lo. 

























produced and clocked into the compensation unit CUI. The value of fn 
is then first compensated by the value of fI in the 9th clock cycle n 
when the above mentioned "byte-sliced" subtraction is performed, 
yielding the value f +f I at the output of the AMU. The value f" of nnn 
the compensation function f" is also produced at the end of the 9th 
clock cycle. While the value f +fI is clocked in parallel into the nn 
shift register SRY, the value f" is simultaneously clocked into 
n-1 n the compensation unit CU" at the start of the Ist of the next 
nine clock cycles of the operation of the demonstration processor. 
At each data shift in the next nine clock cycles, the content of the 
shift register SILY, is then shifted serially into the compensation 
unit CU" and is n-I bit by bit compensated by the compensation 
function f" (see section 7.11) to yield the output 
if to )i `0 (fn-1 + fn-1 +n-I Yn-I ' 
which is the serial delayed version of the previons output sample. 
JIowever, if the coefficients of the second-order difference equation 
being implemented have to be scaled in order to be accommodated in 
the CBFCS memory, the appropriate re-scaling of the above filter 
output has to be performed before the demonstration processor can be 
used to compute the next output sample. This is performed by the 
"Scaling Correction Unit" (SCU) shown together with the "Overflow 
Detection And Saturation Arithmetic Unit" (ODSATI) and the shift 
registers 
sit * sit Yn-l' Yn-2 
as integral parts of the output port (OP) in figure 7.1-1. Similarly, 






have also been shown in figure 7.1.1 as integral parts of the input 
port (IP) . In the event of an overflow of tile output of the 
demonstration processor, appropriate actions will then be taken by tile 
above "Overflow Detection And Saturation Arithmetic Unit" (ODSAU) to 
prevent overflow oscillations. Since, as mentioned in chapter six 
previously, the use of tile proposed discrete two's complement 
up-rounding model requires the concurrent use of saturation 
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arithmetic, this "Overflow Detection And Saturation Arithmetic Unit" 
(01), S., klT) thus serves a dual-purpose. 
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TA13LE 7.1.1 SERIAL OPEIUTION OF THE DEMONSTRATION PROCESSOR 
It is further noticed that the sign bits of all filter 
variables are repeated in the gth clock cycle due to the introduction 
of register it A* Hence each data sample is padded with an extra 
bit 
to the right of the sign bit with a logical value same as that of the 
sign bit. In the next section, we shall discuss the control and 
timing circuitry which has been omitted in figure 7.1.1. Other 
logic units will be accordingly described in the latter part of this 
chapter which finishes with the interfacing of the demonstration 
processor. 
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7.2 THE CONTROL AND TIMING UNIT (CTU): 
The main function of the control and timing unit (CTIT) is to 
produce and distribute all essential timing and control signals an(] 
various instruction for the successful operation of all units. III 
essence, the instruction set for the operation of the demonstration 
processor shown in figure 7.1.1 includes the following: 
(1) Loading and clearing of all registers. 
(2) Presetting and clearing of all control flij)-flops. 
(3) Initialization of the demonstration processor. 
(4) Generate all essential shift commands. 
(5) Control of the "End-Overflow Correction Unit" (E0('jT). 
(6) Control of the "True-complementer" (TC). 
(7) Control of the rounding unit (ILTI) . 
(8) Controls of the "Adderless-Multiplierless Unit" (AM11) and the 
compensation units CITI and CIT". 
(9) To furniBli the enable, read and write signals of the CBFCS 
memory. 
(10) Control of the "Scaling- Correction Unit" (C, ýCJT) . 
(11) Control of the "Overflow Detection And Saturation Arithmetic 
Unit" (ODSAIT) and the initialization of sattiration arithmetic. 
(12) Control of data transfers and furnishing status flag signalq. 
The main control and timing circititry is shown in figiire 7-2-1 
while other auxiliary control circuits will be shown in the relevant 
sections later. The control and timing waveforms generated are shown 
in figure 7-2-2- 
Figtire 7-2-1 shows the program counter which generates the 
control and status signals of the demonst, ration processor. When the 
demonstration processor is working at its maximum speed, a minimura 
propagation delay through its program counter is required. Using 
Schottky TTL technology, the above program counter can operate at a 
maximum clock rate of about 125MIIz, with a typical propngation delay 
of approximately 4nsec. The status signals are obtained by decoding 
the outputs of the program counter. Note that the Q's and ýls of the 
program counter are obtained simultaneously. The decoding gates shown 
for the status signals can also be realized by NXND/Nolt gates by some 
simple Boolean Logic manipulations of the jr , ates' 
inputs. The decoded 
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FIG; 7.2.2 CONTROL AND TIMING WAVEFORMS GENERATED BY CTIT 
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status signals appear after one propagation gate-delay which is 
typically 3nsee using Schottky TTL technology. The "state diagram'' 
and "state table" of the program counter show in figure 7.2.1 are 
depicted below. 
Q4 Q3 Ql) Q COUNT 
0 0 0 1 
0 1 0 1 2 
1 0 1 0 3 
0 0 1 1 4 
0 1 0 5 
1 0 0 0 6 
0 0 0 1 7 
0 1 1 0 8 
1 1 0 0 




FIG: 7.2.3 STATE TABLE AND DIAGRAM OF THE PROGRAIM 
COUNTER OF THE DEMONSTRATION PROCESSOR, 
The above state diagram shows how the states of the outputs 
of the program counter are "jumped" to yield it cycle length of 9, 
resulting in a "gateless" design as shown in figtire 7.2.1. As a 
restilt, the program counter can be implemented by using two dual-jK 
integrated packages, while the inputs to thi-qe JK's require no 
external gating circuitry. Note that the design is synchronous so 
that the outputs of the program counter changre states simultaneously 
at each clock pulse. This is important in high-speed operations to 
prevent decoding spikes which are hazardous and often result when 
decoding an asynchronous or ripple-through counter. 
In applications where a longer propagation delay through tilt! 
program counter cart be tolerated or when the demonstration processor 
is not required to work at its maximum operational speed, integrated 
pro. o. , ram counters can be used instead of the program counter shown in 
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figure 7.2.1. At this juncture, it is perhaps worth mentioning 
that the reason for designing the program counter of the 
demonstration processor out of JK flip-flops is that commercially 
available integrated program counters operate at it maximum clock 
frequency of about 40M11z and have much longer propalzation delays. 
Furthermore, these integrated program counters only have the 
required Q outputs on chips, while their inverted values, the 
outputs are not available and have to be obtained externally via 
some inverters. Consequently, there exist uneven delays in 
obtaining the counter outputs and their inverted values. This may 
then cause decoding spikes in producing the control and status 
signals for the demonstration processor. However, these spikes can 
be masked by using long propagation delay gates, but then the overall 
propagation delay is much increased, making such integrated program 
counters suitable only for medium speed operations of the processor. 
In contrast, as mentioned previously, the program counter shown in 
figure 7-2-1 has both the 0 and T) outputs seperately availabli. so 
that they are obtained simultaneously without any uneven delays. 
Finally, standard off-the-shelf integrated program counters have 
preset counts so that it required count can only be obtained by 
modifying or programming, in the case of programmable counters, the 
outputs of these counters externally with some additional loýric grates. 
On the other hand, the program counter in figure 7.2.1 does not 
require any external logic gates to provide the correct count, and 
is therefore referred to as "gateless". 
The initialization pulse I shown in figure 7.2.1 is use(] to 
initialize the operation of the demonstration processor when the 
power supply is first switched on. This pulse is produced by it 
technique based on the fact that different logir gates switch their 
output levels at different input thresholds. The circuit use(] is 
made up of a standard TTL NAND gate wired as an inverter, a Schmitt 
trigger gate and the RC integrating circuit shown. The inpit 
threshold of the standard TTL Nk\D gate is typically 1.5V while the 
Schmitt trigger switches between 0.9V to 1.7V typically due to its 
hysteresis property. The operation of the above initialization 
circuit is self -expl anti tory from figure 7.2.4 below. 
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5v 
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FIG: 7.2.4 GENERATION OF XN INITIALIZATION 11ITLIFT I BY MEANS 01" 
THE THRESHOLD DIFFERENCE BETWEEN A STANDAHD TTI, N. VND 
GATE AN A SCHMITT 
The dotted lines above show the result of the introdiiction of 
the RC integrating circuit which is thus -seen to ensure a certain 
minimum pulse width of the output initialization pulse. Ilence, the 
time constant RC of the integrating circuit is so chosen to give it 
required pulge width. The above input waveform of the standird TTI, 
NAND gate is in fact the output waveform of the Schmitt trigger gate 
which hits a hysteresis characteristic shown below. 
OUTPUT 
0. INPUT 
FlG: 7.2.5 HYSTERESIS OF A SCHMITT TRIGGER GATL 
Hence, the standard TTT, NXND gate changes state first due to its 
(). ()v I- 7V 
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lower operating threshold, while tile Schmitt trigger changes state 
some time later due to its higher operating threshold. When the 
Schmitt changes state, the standard TTL N-UNID gate is thus forced to 
change state again, producing an output pulse whose duration depends 
on the time constant ItC of the above inte! irating circuit which is 
necessary when the power supply has a fast rise time. 
The generation of the control signals shown in figitre 7.2.1 
will now be briefly discussed before we introduce the problem of 
"clock skew" and synchronization of tile control and timing signals 
with tile clock signal of tile demonstration processor. Tile control 
signal is generated by differentiating the status signal s by 1 
the R1C circuit. Tile diode D is used to block the negative swing 
of the differentiating cirettit output. Tile time constant It 1C1 
is 
chosen to be much less than the width of tile status pulse s1 SO 
that a narrow strobe pulse will result from differentiating s, a Tile 
control signals V 3' 
ý4 an (I V5 are easily generated as shown in 
figure 7.2.1 and do not warrant further explanation. The generation 
of V, ) 
is depicted in figure 7.2.6 below. 
STATUS SIGNAL s, 
VOLTAGE WAVEFORM TTL NAND GATE' OF CAPACITOR C. SWITCHING THRE'S11(l, l) i-- -77- CONTROL SIGNAL 
FIG: 7.2.6 PRODUCTION 01" CONTROL SIGNAL 
The time constant R. C. ) of the integrating circuit should 
be chosen 
to be less than the width of s 1, 
In the duration of s,, th e 
capacitor C2 discharges, while it charges tip again when sI returns 
to logic 0. During the discharge of C. ), the voltage on C, crosses 
the input logic threshold of the output NAND gate art(] ý') is heTICe 
produced. The width of the control signal ý2 is approximately 
equal to R2C 2' The control signal 
ý6 is generated in a similar 
manner, however, the introduction of the diode forces the capacitor 
C3 to discharge through the resister R31 in parallel with the itiptit 
resistance of the output NAND gate, with a time constant equal'to 
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C R' However, the charging time constant of the circuit is C, It_ 3* 33) 
and the choice of the time constants should be such that C3 it 3 <C 39' 
Note that this circuit can also produce a control signal with a 
pulse width wider tlian that of aI from which it is derived. The 
circuit operation is shown in figure 7.2.7 below. 
STATUS SIGNAL 11 
-ý-j 
VOLTAGE WAVEFORM TTL NAND GATE OF CAPACITOR C 
SIVITCTII\G TlllýtE, SllOLD 
CONTROL SIGNAL 
FIG: 7.2-7 GENERATION OF CONTROI, SIGNAL ý6 
In fact ' 
ý6 all (I ý6 can also be obtained from q2 an d ý2 with 




CONTROL S' GN ' I" 
ý2 
VOLTAGE ACROSS C TTL N.,, IND GATE 
ý0ý'Sl,, ITCIIING T11P. ES1101, I) 
CONTROL SIGNAL ý6 
FIG: 7.2.8 GENERATION OF ý6 Flto ý' ý2 
GNI) 
q6 
FIG: 7.02. () GENERATION () F 
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The circuit shown in fi(yure 7.2.8 is thus seen to have a 
pulse-stretching effect on therel)y producing 
ý2 
" 
ý6' "he ti"P 
constant ILICI is chosen to be less than the width of the 
V, 
) pulse. 
The circuit shown in figure 7.2.9 represents a "differentiating 
approach as opposed to the "integrating" approach used so far in 
producing control signals. The time constant It"C" should be chosen 
to be greater than the width of the ý2 pulse and the waveforms of 
the circuit are shown below. The diode D is used as a blocking 
diode. 
CONTROL SIGNAL 
VOLTAGE ACROSS It" 
r-TTI, NAND GATE 
SIVITCHING TINIESIR, M) 
CONTROL SIGNAL ý6 
FIG: 7.2.10 IVAVIyojtýjý,, , OF FIGURE 7.2. (). 
On the other hand, when the titrie constant R"C" is much less 
than the width of an applied input pulse, and if we further let tile 
input pulse to be the status signal s,, then the above circuit shown 
in figure 7.2.9 can also be used to generate the control signal 
instead of the circuit shown in figure 7-2-1 previously. 
Having dealt with the control and timing signals of the 
demonstration processor, we now include two methods used in the 
construction of the above processor to avoid the problem of "clock 
skew" . Clock skew is a problem inherent to any synchronous 
diltital 
system using high-speed TTL logic devices (e. gr. Schottky TTL logic 
devices) . It is independent of the system clock rate arid affected 
only by the device speed, that is, its prolmigation delity. Ideally, 
all clock inputs of the devices in the demonstration processor should 
be activated simultaneously. In it practical system layout, this is 
not always possible. There are time differences, called clock skew, 
due to line propagation time arid/or delay variations between 
different clock buffers. However, there are two ways to avoid clock 
skew problems. One is to minimize clock skew by driving all clock 
inputs in parallel from one source. That is, serial driving of 
clock inputs should be avoided as far its possible (e. g. obtnininjr it 
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clock pulse to drive one device from the clock input of it previous 
device in a chain of devices should be avoided). When a certain 
amount of serial clock driving is unavoidable, the second method of 
avoiding clock skew is to arrange clock delays carefully so that the 
clock delays run in the opposite direction of the data delays. This 
insures that the last device in the data chain is clocked first, and 
all clock skew problems are consequently eliminated. Furthermore, 
standard procedures of power supply decoupling, earthing find shielding 
of devices in the demonstration processor have been assumed in order 
to minimize noise and to ensure correct operations of all devices. 
lie now consider the problem of the synchroniv. atiort of the clock 
signal of the demonstration processor with its control and timing 
signals. This is particularly important when the demonstration 
processor is required to work at its rdaximum possible rate. Consider 
a technique depicted below which is accurate to around 1nsec in 



















FIG: 7.2.11 BLOCK DIAGRAM OF SYSTEM LAYOUT FOR HIGH 
PRECISION SIGNAL SYNCHRONIZATION AND 
PERTIN124T WAVEFORMS 
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The propagation delay of the program counter of the processor 
is represented by t PC which is of the order of a 
few nanoseconds 
even when using Schottky TTL technology. The propagation delay in 
obtaining the status and control signals via some decoding logic is 
denoted by tD and is of the order of a few nanoseconds. In an 
ordinary system layout, all these delays add up so that a control 
signal is obtained after it certain delay after tile application of tile 
clock signal. The system layout in figure 7.2.11 show-, the 
synchronizing effect of the NAND gates which tire used to minimize 
the above mentioned delay in obtaining a control F: ignal to around 
Insec. The control signal. is in tile high (logical 1) state until 
the decoder output goes high. After the decoder output hit,,; gone high, 
the control signal remains high until Ck also goes high. After C)c 
has gone high, the inputs of the two NAND gates feeding the controlled 
system tire the same. Therefore, the. control signal and tile clock 
signal are alike; their failing edg, es and the subsequent rising edges 
virtually coincide at the positive-going or rising edge of the next 
clock pulse. The only skew remaining is the difference between tile 
propagation delays of the two NAND gates. With Schottky TTL, the 
difference between the gate-delays of the above two NAND gates is 
typically less than Insec. 
In this section, we have so far discussed the control and 
timing circuitry of the seritil-mode demonstration processor, iind in 
the latter part of this chapter we shall see how they will be npplied. 
At this juncture, it may be worth pointing out that the control and 
timing circuitry required in a parallel implementntion of the proposed 
CBFCS algorithm described in chapter five tire comparatively less 
sophisticated. However, as pointed out before, a parn1lel-mode 
implementation of the propose(] CBFCS algoriihm requires, on tile other 
hand, much more hardware. The design of the control and timing 
circuitry of the demonstration processor built is oriented for hilrh- 
speed operation,,. In particular, we have taken into account of the 
high-precision clock and control signals synchronization which is 
very important in high-speed operations to avoid iindesirable 
propagation delays of devices. Particular attention has been paid to 
the clock skew problems inherent to the use of high-speed 'Schottky TTL 
devices in additional to the initial izati oil problem of the processor. 
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7.3 THE INPUT PORT (IP): 
The input port (111) consists of the shift registers SIL x and 
SR shown below: 
11 
x n-1 
PARALLEL INPUT DATA 
SERIAL INPUT SHIFT PEGISTER 
SHIFT REGISTER 
-xi n-1 
FIG: 7.3.1 STRI'MIRE OF THE INPUT PURT (11') 
The outputs of the input port (IP) are the sequences Jxj I and it 
jxj- as shown above for addressing the CBI'-CS memory. It is n 
implemented in hardware with two 9-bit TTL shift registers because 
of the 9-clock-cycle operation of the "psuedo-pipeline" demonstration 
processor. For serial datta inpitt, the least significant bit of till, 
data is first shifted in, while the most significant end of the ditta 
is padded with all extra bit with a logical value same as the sign bit 
of the input data. For instance, when the sign bit has a logical 
value of 1, the extra bit is then a logical 1. For parallel data 
input, the S-bit data word is loaded in parallel into the last eight 
bits of the shift register SR x at 
the start of the first clock 
cycle, while the data bits tire n then serially shifted out in the 
remaining eight clock cycles of the computation of y 11 . 
In the demonstration processor, two packages of SN711198 (TTL 
8-bit shift register with parallel/serial loading and inhibit mode 
control) and one package of SN74S74 were used as shown in figure 
7-3-2. (For higher speeds of operation, shift registers may be 
formed by a slight modification of SN74S374, SN74S1711 or SN74S'1790. 
To ensure proper operation, these shift registers tire first cleared 
by the initialization pulse I at the start of the operation of tile 
demonstration processor, i. e. when the power is first switched on. 
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FIG: 7.3.2 LOGIC DIAGRAM OF THE INPUT PORT (11)) 
ci n 
n-I 
When the demonstration processor is m'Iltij)lexed to implement 
filters designed by the proposed design technique discussed in 







shown above will be then wired as shown in figure 1.4.3 in chapter 
five. (For serial data input, the control input S1 of the shift 
register SR 
x will 
be taken low, that is, grounded). For instance, 
if an 8th 
n 
order bandpass filter is to be implemented, data 
within the above shift register Sit 
x 
will then be made to recirculate 
n 
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four times before a fresh input sample is to be clocked in. In the 
configuration shown in figure 5.4-3, only the shift register Sit x 





will have to be 36 bits long for the above 8th order filter 
as four second-order sections are required to make up an 8th 
order filter. On the other hand, if data in the shift register Sit x n-1 are also made to recirculate four times as well, by taking its 
output back to its input as shown below: 
Xi- RECIRCULATING SR Ck 
n1x 
11-1 
FIG: 7.3.3 RECIRCULATING ', R 
x n-1 
then the shift register Slt 
x will only 
be Q bits long. In figure 
7.3-3, when the control n-1 is a logical 1 then the data in Sit x 
will recirculate, while data xi will be shifted in when ý is a 
n-1 
n 
logical 0. In order to maintain the proper delay required between 
the xn and x 
n-1 samples, 
the serial data input of the now made 
recirculating shift register SR is inhibited by taking r, x 
11-1 when the data in SR are being recirculated for the first three x5 
times. At the start n of the fourth recirculating, cycle of SR x 
data 
are then serially shifted in SR 
x 
n-1 
by taking q low, and when 
n th e 
whole input sample x 
11 
is shifted into SR 
x 
it is then made to 
recirculate four tines. This operation now repeats for every 
fresh data sample to the multiplexed (lemon -4 tra tion processor via 
the modified input port (IP) described above. 
The above control signal ý which controls the operation of 
the above recirculating shift registers can be easily obtained by 
the divide-by-four synchronous gateless counter shown in figure 
7.3.4 whose state table and diagram are depicted in filyiire 7.1-5. 
The output of this divide-by-four synchronous counter is decoded by 
a NAND gate to give q while its clock input is f0d hy ý4 from the 
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STATE TABLE STATE DIAGRAM 
FIG: 7-33-5 STATE TABLE AND DIAGRAM OF A 
7.4 THE CBFCS MEMORY: 
SYNCIMCNOITS DIVIDE-BY-4 COUNTER 
The precomputed "compensated partial products" 
of the proposed CBFCS algorithm are stored in the C1311CIS memory. For 
a second-order section, the CBFCS Triemory structure is as shown in 
figure 7.4.1. The 32x16 random access memory bank is being made up 
of eight 16x4 bipolar Schottky TTI, TIAM's (SN74S18()) which were chosen 
for the demonstration processor because they were the fastest TTL 
RAJPs available then, having an access time of typically 25inser. Th e 
use of RAM's in implementing the CBFC. ', ' memory makes possible a 
varinble filter by selectively changing the contents of the PAWS. 
The precomputed "corapensated partial products" are shown its "data-in', 
to the CBFCS memory in figure 7.4.1. These "compensitted partial 
products" are written into the CBFCS memory via it bank of manual 
switches, repeatedly set to represent the individual values of these 
required "compensated partial products". 
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The Schottky TTL RAM's (SN74SI89) used are tri-state RAM's 
so that their outputs can be wired-OR together. Unlike other TTL 
RAM's with open-collector outputs which requrie pull-up resistors 
tied to the power rail, these tri-state Schottky TTL RAM's have extra 
drive capability and can drive directly bus-organized/high capacitive 
load. The detail connections of the CBFCS memory are shown as a bus- 
organized system in figure 7.4.2. 
DATA-IN 
(COMPUý SATED PARTIAL 
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FIG: 7.4.1 BLOCK DIAGRAM SHOWING THE CBFCS MEMOlty 




ro it A) 
FIG: 7-4.2 13US-OILGANIZED CBFCS MEMORY FOR A SEXOND-01MUlt 
SECTION 
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The "IMITE APPRESS" and the "READ ADDRESS" are coupled to 
the address input of the CBFCS memory via the 2: 1 multiplexer which 
was -implemented 


































TO CBFCS MEMORY 
ADDRESS AND CHIP 
ENABLE INHJTS 
ltý* ADDRESS SELECT SIGNAL 
FIG: 7.4.3 THE CBFCS MEMORY INPUT MULTIPLEYER 
FOR SELECTING THE READAflLITE ADDRESSES 
When writing the precomputed "compensated partial prodiiets" 
into the CBFCS memory, a met of manual switches were used to provide 
the necessary "WRITE ADDRESS" for accessing the 32 locations of the 
CBFCS memory. When the above "compensated partial products" have 
been written into the CBFCS RAM's, then the demonstration procpssor 
is ready for filtering and the content of the CBFCS RAM's tire read 
out by addressing the C13FCS memory via the "READ ADDRESS" 
(xj, X3 33C rl 11 - it 
Yn 
-10 
yn-2 ' '8, 
When the demonstration processor is multiplexed to implement, Say, Un 
8th order bandpass filter designed by the proposed design Cechnique 
discussed in chapter three, an extra 4: 1 memory address multiplexer 













TO It A 
FIG: 7.4.4 BLOCK DIAGRAM SHOWING THE (128xl6) CBPCS 
MEMORY STRUCTURE FOR A MULTIPLEXED 
EIGTII-ORDElt FILTER 
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As described in section 5.4, the CBFCS memory required in týte 
multiplexed 8th order bandpass filter is now four times that shown in 
figure 7.4.2, organized basically as four seperate sections in 
parallel to store the pre-computed "compensated partial products" of 
the four parallel second-order sections (elemental filters) that make 
up the above 8th order filter. These four memory sections that make 
up the 128x16 CBFCS memory are sequentially selected, as shown in 
figure 7.4.4, by two select signals which are the outputs (Q1P Q2) of 
a divide-by-4 synchronous counter whose logic diagram will be shown 
in figure 7.13-3. The 4: 1 multiplexer (SN74SI53) shown in figure 
7.4.4, enables the outputs of the output ports (whose structures are 
identical as will be discussed in section 7.13) of the above four 
parallel second-order sections of the multiplexed 8th order filter to 
address the 128x16 CBFCS memory sequentially in the multiplexed 
operation of the demonstration processor as discussed in section 5.4. 
The select inputs of the 4: 1 multiplexer are also fed by the (Q11 Q2) 
outputs of the above divide-by-4 synchronous counter. Since the CBFCS 
memory for the multiplexed demonstration processor is implemented with 
RAM's, a 2: 1 multiplexer, in cascade with the 4: 1 multiplexer, is also 
required to couple the IREAD ADDRESS" and the "WRITE ADDRESS" to the 
address input of the 128x16 CBFCS memory. as shown in figure 7.4.4 
7.5 THE REGISTER ItA 
The outputs of the CBFCS memory are connected to a 16-bit 
parallel-in-parallel-out register which is the register RA shown in 
figure 7.1-1. As mentioned previously, the introduction of It has made A 
the demonstration processor into a "psuedo-pipeline" system and enabled 
concurrent operations of the accessing of the CBFCS memory and the 
"byte-sliced" summation of the "compensated partial products" of f as n 
described in detail in section 5.3.2 in chapter five. As shown in 
figure 7.1.1, R stores each output Tj of the CBFCS memory before An 
loading it into the "Adderless-Multiplierless Unit" (AMU). RA is first 
initialized by the initialization pulse I when power is switched on, 
and cleared at the start of every first clock cycle of the 9-clock- 
cycle operation of the demonstration processor as tabulated in table 
7.5-1. The output of it A is thus seen, from table 7.5-1, to be a 
delayed version of the output of the CBFCS memory. 
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TABLE 7.5.1 0111AUTION OF REGISTER RA 
RA was implemented with two packages of SN74198 as shown in 
figure 7.5.1 below. (For higher speeds of operation, the register HA 
can be implemented with SN74S374, SNAS174 or SNAS175 instead. ) 
? j+ I (TO TC) 
...... '15 Ck 
D 1) 
0 ....... 
D 15 s () 
sI 
fj v cc 
FIG: 7.5.1 LOGIC DIAGRAM OF JLLGISTVý It A 
The output of register RA is connected to the 16-bit "True- 
Complementer" (TC) as shown above. The control to the clear input 
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C of the SN74IQ8 Packages is ql. I as shown. The above 16-bit "True- 
Complementer" it; discussed in the next section. 
7.6 THE TRUE-COMPLEMENTEIL (TC): 
From equation (1.2.11), we have, for the demons trati on 
processor, 71113 
J+l fZ 2-j. f(x ,x_,, y _It 
YC 
n J. 1 nnn 11 2' 8, n 






11 nnn 29 SO 
There f or e, it two' s comp 1 emen t" byte-s Iic ed" subtrac ti on i8 requ i red 
in the last clock cycle of the computation of f 11 
as given in the 
above equation. For this purpose, a 16-bit " True-compl emen ter" is 
used to one's-complerient the output of the register It A at 
the last 
clock cycle, while a forced carry is input to the least significant 
carry input of the "A(I(Ierletii; -ýlitltiplierless Unit" 
(AMV) to effect 
the subtraction in equation (7.6.1) above. The generation and 
connection of the above forced carry at the last clock cycle will be 
discussed in the next section, while figure 7.6.1 below shows the 
logic diagram of the " True-Compl omen ter" (TC). 
rtj 
it 
73, j=l, .., 7. ti (TO AMIJ) 
fj 
I j=o. n 
FIG: 7.6.1 16-BIT "TILT'E-COiNli, IEýIENTLIC"(TC) 
The above "True-Compleinenter" was made up of 16 EX-OR gates 
(i. e. four packages of SN714S, 86) in the demonstration processor, and 
controlled by the control signal q. as shown above. The output of 
233 
the al)ove "Trup-Compl emen ter" (TC) is hard-wired to one of the two 
summation inputs of the "Adderless-Multiplierless Unit" 
(. 0111), and fj n 
shown in figure 7.6.1 is the one's conplement or inverted valiie of 
fJ. Hence, for J=I, ..., 7 the output of the 
"True-Complernenter will 
n 
be fj since the control signal On the other hand, when J=O, the n 
output of the "True-Complementer" (TC) will be V1 instead, since the it 
control signal then ta. 1cps on a logical 1, that is ý4" The value of 
fj when j=O and a simit1taneous forced carry mentioned above will form n 
the term: 
_f(x 




11 ti 11 n 8911 
in equation (7.6.1) above to effect the re(piired "byte-sliced" 
subtraction in the last cycle of the computation of fn. 
As discussed in the previous section, for higher speeds of 
operation, the re. (rister It A shown 
in figure 7.5.1 will be implemented 
with registers, say SN74S175, such that the inverted value 
(i. e. the 
one's complement value) of its output is also available on chip. In 
this instance, a 16-bit 2: 1 multiplexer (made up of four packages of 
SN74S158) will be used instead of the above 10-bit "Trxie-Conplementer" 
(TC) to route f*' or 
d 
to the "Adderless-Multiplierl(! ss Unit" (MMIT) 
11 11 
in the respective clock cycles its describe(] previously. We shall 
next discuss the structure of the "Adderless-Mul. tiplierless Unit" 
(AM11) of the demonstration processor in the followingr section. 
7.7 TIIE", kl)1)1, lil, ESS-ýll'I. Tliýl, IEILLI, ýSS UN IT" (XIMIT) : 
As mentioned in chapter five, the "Adderless-INhiltiplierless 
Unit" (AMU) of the propose(] CBFCS approach is implemented with 
standard TTL 4-biLt full adders wired as special combinational logic 
units. In the demonstration processor, four such adders (4xSN74283) 
were used and wired as shown in figure 7.7.1. The 16-bit AMIT as 
shown in figure 7.7.1 is multiplierless, and is also adderless as 
the 4-bit TTL full adders are not connected to operate as a 16-bit 
conventional full adder. Since the carry propagation path is being 
"sectioned" at the point C8 only, the foiir 4-bit adders are seperated 
into two groups. Each of the two groiips has thus ripple-carry 
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each group is 23nsec. Furthermore, in the "byte-sliced" summation 
operation of the 16-bit AM', the 16-bit inputs to the AMIT are each 
"byte-sliced" into two 8-bit bytes. These 8-bit bytes are handled 
by the above two groups of adders simiiltaneoitsly so that the typical 
summation time of the AýJJT is thus Had the above four TTL 
adders been wired its it conventional 16-bit full adder, the summation 
time would have been typically 43 nsee instead. Hence, the AMIT of 
the demonstration processor has enabled a two-fold increase in speed 
as compared to a conventional 16-bit full adder using the same four 
, the 16-bit worst case TTL standard 4-bit full adders, by sectioning 
carry propagation path at the point C8 so its to reduce it down to a 
maximum of only eight bits long. 
As mentioned previously, the carry-out C' 
j+1 
from the IMIJ is 
8, n 
brought forward to address the CIIF(', S memory its shown in figure 7.4.1 
and also to the compensation units CUI aT1d CIT" (see a later section). 
The output V of the compensation unit CT" is fed back to the AMT as 
n 
shown in figure 7.7.1 every Uh clock cycle of the computation of fn 
The control signal ý4' acting as a forced carry, is wired to the carry 
input at the least significant end of the AMIT as shown in figxire 7.7.1 
to effect the subtraction in equation (7.6.1) in conjunction with the 
"True-Complementer" (TC) as described in the previous section, in the 
9th clock cycle of the comptitation of f 
11 . 
Purthermore, the carry 
out of the most significant end of the AMIJ is fed to the "End-Overflow 
Correction Unit" (EOCU) its shown in figure 7.7.1 and also to the 
"Overflow Detection And Saturation krithmetic" (ODSATT) as will he 
described in a later section. 
The 16-bit output of the AMIT is hard-wired to the input of the 
register It with one bit right-shift as shown in figure 7.7-1. The 
16-bit output of the register RI3, part of which also passes through 
the rounding unit RU, is connected to the other summation input of 
the V11T as shown in figure 7.7.1 to complete the feedback loop of 
accumulation in the "byte-sliced" summation of the compensated 
partial products of f 
11 . 
Part of the 16-bit output of the Aý, IJT is 
loaded in parallel into the shift register SRY, at the start of 
every 1st clock cycle in the computation of fn 
n-1 
as will be described 
in a later section. In the demonstration processor, the output is 
represented to 8-hit accuracy including sign, hence, only eight bits 
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of the 16-bit output of the AMP at the end of the computation of I TI 
are significant and being stored for further processing to yield y n-I 
as previously pointed out in section 7.1. Had the filter variables 
of the demonstration processor been represented by 16-bit two's 
complement numbers, then the full 16-bit output of the above ATIT 
would have been utilised to yield a 16-bit y n-l' 
7.8 THE REGISTEL, It 11 : 
The 16-bit output of the AM17 is wired to the input of the 
register It 13 as shown in figiire 7.7.1 and the oiitput of the register 
it B 
is fed back to one of the two summation inputs of the AMU as 
previously described. Hence, 11 B forms an accumulator 
in conjunction 
-with the AIMU in the derionstration processor for the "byte-sliced" 
summation of the compensated partial products of fn. Since It B 
is it 
16-bit parallel-in-parallel-out register, two packages of SN741()8 
were used to implement it as shown in figure 7.7-1. (For higher 
speeds of operation, the register It 13 can be implemented with 
SN714S174, 
STN'74S174, or SN74SI75 instead). The control signal to the clear input 
C of the SN74198 packages is ql*I as shown, siich that the regrister HB 
is first initialized by the initialization pulse I when power is first 
switched on, and cleared at the sturt of every first clock cycle of 
the 9-clock-eyele operation of the demonstration processor. 
7. () THE "END-OVERFLOW CORRECTION UNIT" (EOCU): 
Sometimes, in the surimation of the compensated partial pro(hicts 
of fn, there may he "end-overf lows" which result when the "depleted 
sums" (at the outialt of the ., jjjU) are out-of-range. 
Furthermore, these 
"depleted sums" have to be right-shifted by one bit, and as pointed 
out in section 5.3-3, when right-shifting two's complement 1111mbers, 
modifications have to be made in order to restore the proper 
weightings of the numbers being shifted, a special dual-purpose 
"End-Overflow Correction Unit" (EOCIT) was designed and incorporated 
in the demonstration processor to ensure correct operations of the 
AMU. 
There are a number of ways to solve the above problem; one of 
which is to examine tlie sign bit of a "depleted sum" at the output of 
the AMU at any time, and the sign bits of the numbers summed. This 
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can best be shown by way of examples. As we are examining a total 
of three bits, there are altogether 2"=8 cases of interest. For the 
purpose of examining these eight cases, we shall denote the carry out 
of the most significant end of the AMIT shown in figure 7.7.1 as C' 
i 
o, n 
for the present clock cycle, with the two numbers to be sitmmed, at 
the two summation inputs of the AMI T as: 
Aj = (Aj li k1l 11 on' 'l, n' '19) ,n 
f rom the output of the 16-bi t" True-Covipl emen ter" 
(TC) 
, and 
i= (113 Bj 
o, n' I, n' 
from the output of the 16-bit register R 13' 
(Althoiigh, as shown in 
figure 7.7-1, bits I and 2 of the output of R,, pass through the 
rounding unit RIT, the output of RB can be regarded as an input to 
the M11T since the sole purpose of the rounding unit TUT is to perform 
pre-rounding at the start of the Ist clock cycle when the content of 
RB is cleared). Also the "depleted sum" at the 16-bit output of the 
AMTT corresponding to the above two numbers is denoted as: 
3= (qj 911 p I, n 15, n 
(The various outputs of the AMU during the Q-clock-cycle operation of 
the demonstration processor has already been shown in table 7.1-1). 
In the next clock cycle, the carry out of the most significant end of 
the AMU will be C 
j-1 
and the inputs and OIItP"t Of the IMU become: 0,11 
j-1 j-1 
0,11 t, n 
i-i j-1 j-1 j-1 (B 
1 13 1 ....... B' n o, n In 15,11 
j-1 j-1 1 11-1 (s 
o, n 1,110 15,11) 
We now proceed to consider the above mentioned eight possible cases 
of interest in designing the "End-Overflow Correction Unit" as below. 
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Case 1: Sj 0, A" =0 iind 133 o, no, n () , TI 
i 
01 0o00000000000 
+0.010000000000000 13 n3 c (0) 0. loooooooo0000o0 s 
ti 
In this case, AJ-0.25, B00.21 and Sj= 0.5 so that no end-overflow 
11 n Ti 
has occurred. As shown in figure 7.7-1, the output of the "End- 
Overflow Correction Unit" (EOCU) and the output of the AMP with one 
bit right-shift are hard-wired to the input of the register R B* 
The 
output of the "End-Cverflow Correetion Unit" (EOCU) is now defined 
as the "End-Overflow Correction Function ? *. To ensure correct 
operations of the AMU, the value of P is chosen in this case to be 0 
1-1 such that in the next clock cycle, 11' n 
Case 2: Si 0, A" =1 and Bj =0 0,11 (), 11 0,11 
3 I- 10()()0()()()()()(10000 -*-A n +0.100000000000000,0- B 
c O. oooo()()()()()O()()O()()4 n_ S3 
01 11 
In this case, Aý1-0.5, BJ-0.5 and so SJ. O such that no end-overflow nnn 
has occurred. The value of P is therefore chosen to be 0 in this 
case such that in the next clock cycle B3-1=0.000000000000000. 11 
Case 3: Si .1 o, ný 
(), Aj -0 and lij 0,11 0 Tl 
1 0.10 000000 L) 000000 ýA , 
+1.100000000000000 
ci 0.000000000000000.0 fi s«i 
In this case, AJ=0.5, B"=-O. ') and so SJ=O as in the last case, sxich nnn 
that no end-overflow has occurred and again the value of ý is made 0. 
Case 4: Si =1 and Bj =1 0, n-ý 
(), A" 
0111 0,11 
i 1.100000000000000- A 
+1 . 
001000000000000 111 




In this easel 1; 1=-O. -), BJ. -0.875 so that their sim shoxild be -1.375. 1 11 
However, instead of the cot-rect sitm, we have, in the above example, 
Sj=0.625 which im wron-a both in siýitn and magnitude. Hence, art out- n 
of-range end-overflow has occurred. We note that after one bit 
right-shift, the above sum -1.375 shotild become -0.6877) which is an 
in-ranf_re number. Iferice, in the next clock c, ycle, we shmild have 
B j-l= 1 'rhe value of ý* is consequently chosen to be n 
1, to ensure correct opeuntions of the AMIT. 
Case 5: Si =O alld hi =o 09 fi 0,11 o, 11 
0.100000000000000 - All 
+0.100000000000000-4- n 
cj , (0) 1. oooo()()oo(1()00000 - s' 0,11 11 
In this case, A')=0.5 and 113=0.13 so that their sum shoiild be 1. Butt n 11 
instead of the correct sum, we have, as shown above, Sj=-l which has n 
the wrong sign attached. Ile note that after one bit hard-wired ritylit- 
shift, the correct Ritm should become 0.9 which is, as in the last 
case, an in-rnw! e nitmber. Ilence, in the next clock cycle, we should 
j-1 
have Bn The value of )A is thus chosen to be 0. 





+ 0.0 10 1) 000o00 () () 000Bni 
0,11 
(o) 1.111060000000000. - 
In this case, Aj=-0.375,10=0.25 and so S"=-O. 125 such that no end- 11 11 n 
overflow has occurred. The value of * is therefore chosen to he 1 
j-1 
such that in the next clock cycle 13 
11 
1.111100000000000. 
Case 7: Si -1 -1 and Bj 
,nn, 11 0, ri 
0. ()10()()()()()00()ooot)-. --. Xj 
+1.101000000000000- 
n BII 
cli (0) 1.111000000()00000- S. 
i 
o, n----' it 
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In this case, A'1=0.25, Bj=-(). 375 and so Sj=-0.125 as in the last nnn 
case, such that no end-overflow has occurred and again the value 
of iP is made 1. 





07-1.0000oO000000GO0.4 n si 
o, n n 
In this case, Aj=-0.5, Bj=-O,, 5 and so Sj=-l which is in-range such n j-1 
that I? is chosen to be I for B =1.100000000000000 in the next n 
clock cycle. 











Bi-I 1 11 
1 0 0 0 0 0 0 
2 1 0 0 0 
3 0 0 
4 0 
5 0 0 0 0 0 
6 0 1 0 
7 0 
TABLE 7.9.1: STATE TABLE FOR THE END-OVIALFL(V 
CORRECTION FUNCTION 
In the above cases, it is noticed that end-overflows occur in 
cases 4 and 5 only where the End-Overflow Correction Function .0 takes 
on the value of Ci In the other six cases where no end-overflow 0,11 
has occurred, the value of t is then made equal to S" Hence, in 
0, n 
the mapping: 
iiiI1 -1 )* (Bj-', B'-l 
n () , rt I, n 
which represents the input-output characteri sties of the regrister 1LB 0 
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we notice that: 
(si 
, si si 





0111 i, n' 14, ri 1, n 2pnN5, n' 
while 1'=B 
3-1 is a function of the set (Aj Bj C11 which can 
0111 0 110 OVII 0,11 
be found from the Karnaugh map below: 
ki - 
j- 
kj Bi I ol 11 10 ci 
11 0 ri 1 
o, n 
0 0 1 x 1 
1 x 0 1 0 
KARNATIGH MAP FOR FUNCTION )P 
Therefore, the function ý can be written as: 
ý= Aj . Bj . 
U'i + A, 
i 




o, n o, n o, n o, n o, n o, n0, ri o'n 0,11 
Bj (A" Bj C (A" rJ 
0,11 0,11 o, n 0,11 o, n o, n o, n o, n 
which can be implemented with four 3-input NAND gates and four 
inverters. However, to save propagation delay and package count 
(and hence power consumption) we further manipulate the above 
expression of P by making the "don't care" condition (in the above 
Karnaugh map) for W .0 =1, such that, o, n o, n o, n 
I= (XI 
. 
F33 + Aj . 113 
)Cj + (V . B" + Aj . 
F0 ) T" " 
() oil o, n O'n o, n o, n o, n o, n o, n o, n' o, it 
Aj B" C" 
0,11 (), rl o, n 
which can therefore be implemented by a 3-input EX-OR gate. However, 
two 2-input EX-OR gates (i. e. half a package of SN74S86) were used 
owing to the fact that Cj , being a carry bit, would only appear o, n 
after a finite amount of delay after the application of A" and Da to 11 11 







o, nY, (TO It 
B) 
o, n 
FIG: 7-9-1 THE "END-OVERFLOW CORRECTION UNIT" (EOCII) 
As shown in filrure 7.7-1, Vie above End-Overflow Correction 
function )6 is hard-wired to the 1) 
0 
inptit of the 16-bit re. crister R. B 
In deriving ttie above ftinction 0, it has been implicitly assumed 
thatp at any statre of the "byte-sliced" summation of the compensated 
partial products of fn, the input to the register RB 
si o, n' lo' 1 It, n 
should lie within the range of -2 to (2-2-15) such that BO-1 in the 
next clock cycle would be within the range -1 to (1-2- that is, 
in-range. To warrant this, the content of the CBFCS memory should be 
sufficiently scaled by a factor 2-m as described previously in section 
6.7, wherp m is an integer. The output bits Q1 and Q2 of the register 
RB are shown in figure 7.7.1 to be wired to the rounding "nit HU which 
will be discussed in the next section. 
7.10 THE ROUNDING UNIT (IL17): 
The rounding unit ILI' shown in figure 7.1.1 performs the two's 
complement up-rounding described in section 6.5. Pre-ro"nding was 
adopted in the demonstration processor to save an extra clock cycle 
which would have been required if the necessary roundoff was to be 
performed at the end of the computation of an output sample yn. III 
accomplishing the above pre-ro"nding, a particular bit of the 16-bit 
output of the register RB is set to I in the first clock cycle of the 
9-clock-cycle operation of the demonstration processor. In the 
remaining clock cycles, the above mentioned pre-rounding bit will 
propagate towards the least significant end of the JUITJ until it 
finally reaches the position of the most significant bit of the 
portion of yn that is to be discarded after rounding. 
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Table 7.1.1 in section 7.1 showed the above pre-rounding 
process in the Q-clock-cycle operation of the demonstration processor 
and figure 7.10.1 shows the circuit configuration of UP. 
Dol)lD2* ***'*** 1) 14 1) 15 RB 
QoQlQ2*****-, ** Q 14Q 15 
-------- iT -------------- --- 
6 
Iýu 
- ----------- - 
R- 








sos1s 2****'*** s 14 s 15 
PIG: 7.10.1 LOGIC, DIAGRAM AND 11MILDWARE CONNECTIONS OF 
THE ROUNDING UNIT Ull TO ME AMIJ "UND It 11 
In the above hardware implernentation of HIT, provisions have 
been made to accommodate the scaling of the content of the. CBI'CS 
memory of the demonstration processor by a factor 2-m where md(l, 2). 
In the event of scaling the content of the C'BFCS memory by 2 -1 , the 
Q1 output bit of RB will be set to I in the first clock cycle via an 
Olt gate controlled by the control signal ý6 shown above. Similarly, 
06 also forces the output bit Q, ) 
to 1 via an Olt gate when the content 
-2 of the CBFCS memory is to be scaled by 2 Either one of the above 
scaling factor can be manually selected via the two manual switches 
shown above which are coupled to their respective OIL gates via two 
AND gates, such that the rounding unit ItIT can be adopted to either 




m is an integer other than I or 2, similar arrangements can then be 
made to modify RU for it general scaling factor 2-m). An alternative 
and easier implementation of RIT is to use, instead of two Olt gates, 
two P-type flip-flops for bits QI and Q, ), such that the output of 
either of these flip-flops can be set to I in the first clock cycle 
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to perform the required pre-rounding. The choice of the nbove two 
OR gates instead of two D-type flip-flops in the demonstration 
processor vas purely based on the reason of less power consumption 
in the former case. As in the rest of the demonstration processor, 
Schottky logic gates were used to implement RIJ. 
7.11 THE COMPENSATION UNITS (; U' AND CIJ": 
As previously mentioned in section 7.1, after eight clock cycles 
the value of P of the compensation function P (equation 5.2.12) is n 
produced and clocked into the compensation unit CUI at the start of 
the 9th clock cycle as shown below: 
V 
(MOM AMU) ci 8v 
(TO AMIT) 
I 
FIG: 7.11.1 (, (lMPENSATION IfNlT CU' 
The output f of tile compensation unit CIT I is connected to tile 
AMTT as shown in figure 7.7-1. The function fI can take oil a value 
-7 
nf 
0 or 2 depending on tile value of C 8, n 
The value of f is first 
compensated as showit in table 7.1.1 by the value V ill the 9th clock 
cycle. In the hardware implementation of CU1, the right-shift 2- 
7 
is 
hard-wired so that the valne of C1 is being, weighted and broittylit S, n 
forward to be stored in a D-type flip-flop whose output is gated out 
every 9th clock cycle, through the NOR gate shown above, controlled 
by the control signal ý4* As shown ill figure 7.11.1 above, tile input 
of the compensation jillit (, 'IT' is hard-wired to the C-1 Output of tilt? 
AMU, and since the output of CITI is gated out only in every 9th clock 
cycle, the input signal to CI" is in effect C' The D ti 
1 
-type flip- 8, n 
flop is initialized by the initialization pulse I when the power is 
first switched on to ensure correct operations of the compensation 
un it CIT' . The locric function for the output of the compensation 






As given bY equation (5.2.14), the witput sample yn of the 
proposed CBFCS algorithm is 
v=f+ f' + II fl fl 
In the demonstration processor, the value of fn is first compensated 
by fl, yielding the value f +f' at the output of the AMIT in the 9th 
n 11 it 
clock cycle. At the end of the ()th clock cycle, f" is also produced, n 
however, the value of f is not compensited by f" at this instance. 
11 11 
In fact, f 
11 
of the present output sample yn will be compensated by the 
corresponding f" in the next nine clock cycles when the derflonstration n 
processor is computing the next outpnt sample. Therefore, as in the 
case of CIT', the compensation unit CU" has to (reiterate and store the 
brought forward carry Co as shown in figure 7-11.12) below: 80 it 






FIG: 7.11.2 COWENSATION UNIT CIT" 
The value of f" of the compensation function f" (equation 5.2.13 it 
-7 in section 5.2) can take on a vaDie of 0 or - depending on the value 
of Co While the value of f +f' is clocked in parallel into the, 8, nnn 
shift register SR y 
(see a litter section of the output port (11)), the 
value of f" is also simultaneously-clocked into the unit (31" n 
at the start of the next nine clock cycles of the operation of the 
demonstration processor. In the hardware inplementation of CIT", the 
right-shift 2-7 is hard-wired and at each data shift in the next nine 
clock cycles, the content of SIt Yn"-I 
is then shifted serially, with the 
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least significant bit first, into the compensation unit CT" and bit 




= (fl, I 11 -1 
+fn-I +fn-1 
which is the serial delayed version of the previous output sample as 
shown in figure 7.11.2, shifting serially into the shift register 
sit 
Yn-2 
One comment is now in order: if the 
m 
content of the CBFCS 
memory has been scaled by it factor 2 as mentioned before, 
the value of f +f1 above will be loaded in parallel into the shift 11 n 
register SR 
y with m-bit 
left-shift hard-wired. Consequently, the 
content of tile shift register Sltv* will now shift serially into 
the compensation unit C11" starting 
'n-1 from the bit, (m+8) places 
from the most significant end of the shift register SR 
Y* 
(See a 
later section on the output liort OP). n-1 
In figure 7.11.2, the bit, by bit compensation to form yi Its 
n-1 
described above is performed by a half-adder unit (since V is it 
single bit) implemented in hardware in the demonstration J; rocessor 0 
with a single gate-delay via the AND gate C and the EX-Olt gate S, 
whose outputs are tile carry and sum of f"_ and f +f , respectively 
n1 n-1 n-1 
11alf-adder as shown. The logic equations and state table of tile abov(- 
unit are given below: 




TABLE: 7.11.1 STATE TABLE OF THE IIALF-AJ)I)Fýjt 







The AND/NOR gate at the input of the D-type flip-flop shown in figure 
7.11.2 requires that the ý output of the flip-flop to be used in 
order to form an AND/OR logic function, controlled by the control 
signals and 0 to select the Cj and C inputs via and ý4 41 B, n 3 
74 04 
respectively. Furthermore, since the signal C 8, n 
from the AMY is 
selected by ý4 in every 9th clock cycle of the operation of the 
demonstration processor, the input to the D-type flip-flop in the 
9th clock cycle is in effect C0. In the other eight clock cycles, 8, n 
the input C to the D-type flip-flop from the AND gate C, is selected 
by 04 to complete the above mentioned bit by bit compensation to form 
the signal yj_ In the demonstration processor, one package of nV 
SN74S74 was used to implement C111 and CU" as shown in figures 7.11.1 
and 7.11.2, together with the required Schottky TTL logic gates. 
Furthermore, since the compensation of f by V requires only nn 
one gate delay, it has been performed while the output port (OP) 
(shown in figure 7.13.1 in section 7.13) is serially shifting out its 
content. Thus, the design of CU" has made use of some "dead time" of, 
the output port (OP) section of the demonstration processor. (For a 
definition of the term "dead time", see section 7.13 on the output 
port (OP) section). This design concept, together with the concept of 
bringing forward the carry C0 to perform the compensation of f by 8, n n 
f" for the present output sample y in the computation time of the n rl 
next output sample, is in line with the design concept of introducing 
the register RA (section 7.5) in the present "psuedo-pipeline" 
demonstration processor. The above mentioned concepts have enabled 
the work load of the demonstration processor to be distributed in 
various sections throughout the entire system in such a way that the 
processing time of each section has been evened up in order to achieve 
the shortest possible time required to produce an output sample y it * 
Finally, the signal 0+1 at the output of the NOR gate connected to the 
set input S of the D-type flip-flop shown in figure 7.11.2, by-passes 
the compensation unit CU" by setting the 4 output of the D-type flip- 
flop to 0 when saturation arithmetic is initiated in the demonstration 
processor, and, also initializes the compensation unit CU" when power 
is first switched on. The signal 0 is generated by the "Overflow 
Detection And Saturation Arithmetic Unit" (ODSAII) which will be 
described in the next section. 
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When the demonstration processor is multiplexed to implement 
higher order filters, the compensation unit CU" described above has 
to be multiplexed in a manner as shown in figure 5.4.3 in section 
5.4. Figure 7.11.3 shows a multiplexed CU" for an Sth order bandpass 
filter designed by the design technique described in chapter three. 
Since four parallel second-order sections (elemental filters) are 
required to form the above 8th order filter, four D-type flip-flops, 
viz., Dy, DV, Dv and Du, have to be used in the multiplexed CIT". 
Each D-type flip-flop in turn stores the brought forward carry 
C0 for the corresponding section-order section currently processed 8, n 
by the now multiplexed demonstration processor. The AND/NOR gate at 
the input of the 1: 4 demultiplexer (jxSN74SI39) shown in figure 7.11.3 
requires that the q's (inverted outputs) of the four D-type flip-flops 
to be used in order to form an AND/OR logic function to select the 
Ci and C inputs via the control signals ý, and q respectively. 8, n 4 
]Furthermore, since each of the ýIs of the above D-type flip-flops is 
processed in turn, a 4: 1 multiplexer (jxSN74SI53) in synchronized with 
the above 1: 4 demultiplexer to route the appropriate 4 to the inputs 
of the AND gate C and the EX-OR gate S whose other inputs are then 
connected, via another synchronized 4: 1 multiplexer (J-xSN74SI53), to 
the signals 
it - 1, 
v 
-19 - 
(Yn"' vn' i n' 
i Uýj 1) 
obtained from four structurally identical output ports for the above 
four second-order sections (as will be discussed in section 7.13 and 
shown in figure 7.13.2). The output of the above FA-OR is then wired 
to another synchronized 1: 4 demultiplexer (-IxSN74SI39) whose output 2 
sequentially yields the signals 
(y L 
19 Wi- is Vi- it UL nnnn1 
which are the delayed serial outputs of the above four second-order 
sections. These delayed outputs are then sent to the appropriate 
shift registers in the above four output ports as will be shown in 
figure 7.13.2. The above synchronization of the multiplexers and 
demultiplexers is achieved by connecting their select inputs to the 
011 Q2) outputs of a divide-by-4 synchronous counter (logic diagram 
will be shown in figure 7.13-3) such that it sequentially selects 
the four output parts for the corresponding four D-type flip-flops 
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in the multiplexed CU". As before, since the signal Cj from the 8, n 
AMU is selected by ý4 in every 9th clock cycle, the input to each 
of the above D-type flip-flops during this time is, in effect, its 
corresponding C0 In the other eight cycles, the input C from B, n 
the AND gate C will be selected instead, by 04, to complete the bit 
by bit compensation function of the multiplexed CU" whose operation 
in conjunction with the output ports for the four parallel second- 
order sections mentioned previously, will be discussed in section 
7.13. Finally, the signals (0 y 
J, 0V . 0-1,0 v +1,0 u *1) shown 
in figure 
7.11.3 have the same function as the signal 0+1 shown in figure 
7.11.2. 









Ck Ck Qv Qy Ck Q 
ywv 
SELECT 
4: 1 MULTIPLEXER 
SELECT 
1: 4 DDRILTIPLEXER 
vi, uiV 
n-I n-I 
(TO OUTPUT PORTS OF MULTIPLEXED 









4: 1 WLTIPLEXER 
iiii 
Yn*-1 vno-1 Vn*-I u*n-I 
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8TH ORDER BANDPASS FILTER) 
FIG: 7.11.3 LOGIC DIAGIUM SHOWING THE MULTIPLEXED COMPENSATION 
UNIT CU" FOR A MULTIPLEXED 8TH ORDER FILTER 
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7.12 THE "OV1, RFLOW DETECTION AND SATURATION ARITHMETIC VNIT" (ODSAll)- 
When the value of an output sample yn has exceeded the dynamic 
range of the demonstration processor, an out-of-range overflow is 
said to have occitrred. As previously described in section 6.7, such 
overflows are highly undesirable and result in overflow oscillations 
discuRsed in section 6.8. Detection is thus necessary to initiate a 
type of saturation arithmetic described in section 6.8.1 in order to 
prevent overflow oscillations. For this purpose, two approaches 
exist which can be iised in the demonstration 1)rocessor. The first 
approach entails a conventional technique used in most existing 
hardware implementations of digital filters. The second approach 
relies on the same technique used in designing the "Frid-Overflow 
Correction Unit" (EOCIIJ) of the demonstration processor. Although the 
second tipproach wits used in the implementation of the deMonstration 
processor for its simplicity relative to the first approach, both 
approaches will be discussed arid compared below, for the sake of 
completeness. 
In the first approach, an out-of-range overflow is said to luive 
occurred when the carry out of the sign position differs from the 
carry into the sign position, viz. , 
OVERFLOW= Co c0 
0 911 
(D 1, ti 
Since in the demonstration processor, the sign bit occupies the most. 
significant bit of one of the four 4-bit standard TTL full adders 
used to implement the AMU, the carry into this position is not 
directly available on chip tind has to be generated by some external 






OVERFLOW =C0000 00,10 
Ao 
n0B O'llos o, n 
A positive overflow is further said to have occurred when the 
sum of two positive inputs to the MITI in the 9th clock cycle is 
greater than the positive dvnitimic range of the demonstration processor. 
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In this case, C, () =0 and A0 and B0 are both positive, while a 0,11 un 
positive overflow is indicated as follows: 
0-00 IIOSITTVE OVEJ = 
4 ,; imilarly, 
the expression for a IP, (', ', ItiVe overflow is: 
"'TIIATIVI" ', T! 'RFl ('11 =C o, n I, n 
in this ease, C01 and k0 and B0 are both negrative. Note that, o, n ]1 11 
OVERFLOV = HVE OT"'UTA)IO + (POS11 IVE OV-MFLOW) 
0*E 4) +Vc0 






which is the logir, 0011, iti'M for art oiit-of-range overflow. 
The second approach iised in the implementatioti of the 
demonstration prort-s-or follows from a tiecpsý. Zary and suffieiýýIlt 
condition for an out-of-ranre overflow, which is the signs of A0 al Id 11 
B0 must be alike whiio the qiýrn of S0 is (lifferf-nt from those of Ao 
It 0 
and P lit 
that is, 
OVE'ýA'T, Oll =V. Vq, +. 13' 
() (17-110-6) 
0,11 ottl OPTI tj 0,11 001) 
w1jile the correspondinR exi-pression for a positive overflow is: 
POSTTIVE (Writ)"tow Flo s0 (7-12.7) 
0 rl oftl () oil 
and that, for a nptrative is: C> 
NE(iATIVE ()VERF), (Av' - A') B, 
0 7.12 - 8) 0,11 (), 11 o, n 
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Therefore, in comparison, the second approach yields a set of 
simpler logic equations to indicate an overflow than the first 
approach. Another reason for riot adopting the first approach in the 
demonstration processor is that the 4-input EX-OR operation in 
equation (7-12-3), entails it much longer propagation delay compared 
to that of the 3-iriput AND operation in equation (7-12.6). This is 
very important when the demonstration processor is required to operate 
at a maximum possible speed. Furthermore, the power dissipated by a 
4-input EX-OR gate is much higher titan that of a 3-input AND gate when 
Schottky TTL technology has to be used to acquire speed. Having dealt 
with the choice of the second approach, we shall next consider its 
modification when the content of the CBFCS memory has been scaled by 
2-m where m is an integer. 
V'hen the content of the CBFC, S memory has been scaled by a factor 
2- mI the output of the AMIT in the 9th clock cycle (when the depleted 
slim S0 has been produced) has to be re-scaled by a factor 2m in order n 
to produce the correct output sample y rt' 
Obviously, this re-scaling 
of So by a factor of 2m has an important bearing on the indication of n 
an overflowed or out-of-ran, ge yn This is best made clear by way of 
examples below: 
Case 1: 0.011100000000000-Aýl 
+0.011100000000000- 
nB0 
iI IS rl 
In this case, we examine positive overflows with scaling taken into 
0= 0 (: 
=O J and account. Here, A 0.4375, B =0.4375 so that Sr 87") does not n 11 n0 
overflow if no re-scaling has to be performed. lJow(!, %rer, when S,, Itas 
to be re-scaled by a factor 2m, say m=1, then the re-scaled S0 will 11 
become 1.7; that is, it positive overflow will occur. 
Case 2: 1.100100000000000ýA () 




In this case, A0 =-0.4375, Bo=-0.4375 so that '-O=-(). 875. AF; in the 11 nn 
last case, S0 will overflow when re-scaled by a factor 2r'. When M=1' 11 
the re-scaled S') becomes -1.7, that is, a negrative overflow occurs. n 
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From the above examples, we notice that when overflows occur 
due to a re-scaling by 2 (for m=l), the values of the bits So an d 
00o, 
n 
S1n of Sn are invariably different. In fact, for positive overflows 
due to a re-scaling by 2, we have the logic expression: 
POSITIVE OVERFLOW DUE TO ILI;, -S(, Al, lNG BY 2= ýSo *s0 12. 
q) 
0ý 11 1 
since when S01, it represents a magnitude of 0.5. 1, n 
Similarly, for negrative overflows due to a re-scaling by 2, we 
have the logic expression: 
0g0 NEGATIVE OVERFLOW DUE TO RE-SCALING BY 2=So, 
n' , 1, n 
(7-12.10) 
Combining equations (7-12-7) and (7-12.8) with e(piations 
(7-12.9) and (7-12.10), we have the overall expressions for positive 
and negative overflows which take into account a re-scaling by 2 as 
follows: 
POSITIVE OVERFLOW 0+ = 71,0 - 
TY) S() + go so (7.12.11) 1 0,11 0,11 0,11 o'n 1, n 






+s0t 11 1, n 
Similar expressions can also be obtained for a re-scaling by 2 
in where 
For instance, when m=2 we have, 
POSITIVE OVERFLOW 0+ = -Xo Eo - 'S 
f) + ý, o s,, + ý, 0s 
() 
o, n o, n o, n 0, rl I, rl o, n pit 
,0 0 SO üll sll + §. + o, n o, no, n0,11 1 ti 2, ri 
(7-12.13) 
0 -0 NEGATIVE OVERFLOW 0- =AB. ýý, 
0+ SO . 
90 + SO - S') 2o, no, n o, ri 0p 11 1, no, n 2, ri 
A00 go + so ( R, 0+ ýs 0 
(), 0 pri 0,11 0, ft 1, n2 
(7-12.14) 
So far, we have neglected the effect of the siViul C0 on the 81n0 
detection of overflowm, since the above detection is perforined on Sn 
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only. Now S0 at the output of the AMIT in the ()th clock cycle is 
given by: 
4) -8 0 r. 2 +f+f, -C .2 nnb, 11 
as shown in table 7.1.1 in section 7.1 where r is a pre-roiindinr bit 
set as described in section 7.10. Noting fiirtlier that S0 fins to be it 
compensated by 
f" =C0 . 2-7 
(7-12.16) 
11 8 fil 
and then properly re-scaled to form yn when the content of the CBFCS 
memory in the demonstration processor has been scaled, we now consider 
the effect of CO =1 on the limiting cases of a re-scalinfT by 2 off 
0 
8, n 
S +f" its follows: nn 
Case 1: 1.0111111000,00000 . 0--S 
0 
As explained in tile previous section, the compensation of S0 bv f" n- 11 
to form yn is performed in the next nine clock cycles while th(- 
detection of an overflowed yn is performed in tile present I)th clock 
cycle. (The required re-scaling of S0 +f" is hard-wirPd as will be 
described in the next section). lit the above example, before tile 
compensation of S0 by f" as shown, tile re-scaled value of S0 at tile nn rl 
output of the AM11 in tile ()th clock cycle will be detected as it 
negative overflow by equation (7-12.12) since 1.011111100000000 is 
slightly greater than -0.5. However, after compensation, the above 
S0 will become S0 +f" which is -0.5, and even re-scalinfr this value n 11 n 
by 2, no overflow will occur. Therefore, when the detection of all 
overflowed y is to be performed before the compensation of S 1) by f it n ti 
the previous results oil overflow detection cannot be applied directly 
0 when C 8, n =I and modifications are necessary. 
Nevertheless, it ftirther 
consideration will show that C0 =1, in fact, does riot affect the 8, n 
present limiting case when the application of saturation arithmetic 
is taken into account. As discussed in section 6.8.1 previously, the 
use of saturation arithmetic requires a negatively overflowed yn to be 
(1-0- 71 ill set to -1 while a positively overflowed yn to be set to tile 
1) 
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demonstration processor. Hence, upon detection of the negratively 
overflowed S0 before compensation, the value of y will be set to -1 n 11 
by the "Overflowed Detection And Saturation Arithmetic Utiit" (ODSAII) 
whose logic diairram will be shown litter in figure 7.13-1. Hence, this 
saturated valite of y is the same its that obtained by re-scaling So, nn 0 compensated by f", by 2, and CI will therefore not affect the 11 8, n 
detection of negative overflows by equation (7-12.12). However, this 
will not be the case for positive overflows as explained below. 
Case 2: (). Oll ill 100000000-S 
In this case, bef ore the compensation of So by f", the re-scaled value 
of So will not be detected by equation (7-12-11) as a positive 
It It 
n 
overflow as 0.011111100000000 is slightly less than 0.7). However, 
after compensation, the above S0 will become S0 +f" which is 0.5 and 11 n It 
will cause a positive overflow when re-scaled by 2, resulting in a 
value of -1 instead of the correct value of 1. Hence, we have to 
modify equation (7-12.11) by detecting the occurence of this limiting 
case so that overflow detection can be performed before compensating 
01 Sn by f 
I' I 
The occiirence of the above liniting case is indicated by 
the logic expression: 
go go s0s0s0s () s0s () c0 o, n* l, n* 2, rt* 3, n* 4, n* 5, n* 6, n* 7, ri- flo, 
Hence, the overall overflow detection expressions for a re-scaling 
by 2, that is m--J, become its follows: 
1 '.?, n' ), n* 4, ri -) , 11 -09 ri '7, fi -8,11 
-0 TIO 
.,, 
0 00 A 
o, n 11 0,11 + o, n* 11 
000 AB po + so and 01o, 
n oftl o, n o, n n 
Furthermore, by replacing each 2-level AND/Olt expression by it 2-level 
NAND/NAND expression (De Morg 
,, art's 
Law), we can then implement equation 
(7-12-18) using N-AUND gates only as shown in figure 7.13-1. Similarly, 
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the overflow detection expressions for a re-scalimi by 4, that is 
m=2, beeome as follows: 
+000000 
o, n 1, n' 2, n. 
s 3, n' 
s 4Pri* s 5, ri'-6, n* 
s 7, n* 
c 8911 
Tk 0 F30 so + go (So + So (7-12.19) 
o, n o, n o, n o, n I. n 2, n 
00 (go g0 and 0- =AB . 
ý-o + so + 2 o. n on o, n 0, nI, n 2, n 
As in the case of m=1, by replacing each 2-level AND/Olt expression by 
a 2-level NAND/N. kND expression (De Morgan's Law), we can then 
implement equation (7-122-19) using NAND gates only as shown in fi,, rilre e5 
7.13.1 in the next section. 
tTpoll detection of an overflow, the "Overflow Detection And 
Satnration Arithmetic Unit" shown in figure 7.13.1, will initiate it 
type of saturation arithmetic as explained in section 6.8.1. Vherl 
implemented in the demonstration processor, this type of saturation 
arithmetic requires that when an output sample yn has overflowed, it 
is then saturated to its maximum dynamic range value with respect to 
the sign of the overflow. C 'onsequently, the signal 
0+e to+, , o+, 
I 19) 
which indicates positive overflows for m=1 or m--2, sets SPY, 
_ 
to 
the value of (1-2-7) as will be explained in the next 
nI 
section. Similarly the signal 
fo 021 12.20) 
which indicates negative overflows for m=1 or m=2, gets Shy, 
_ 
to 
the value of -1 as shown in figure 7.13-1. The signal 
11 1 
0=0 (7-12.201) 
clears the conpensation unit CIT" in the case of an overflow as shown 
in figures 7.11.2 and 7.13.1 and describe(] it, section 7.11, for the 
correct operation of the above mentioned saturation arithmetic. 
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7.13 THE OUTPUT PORT (OP): 
The output port (OP) of the demonstration processor consists 
of the "Overflow Detection And Saturation Arithmetic Unit" (ODSAU), 
the "Scaling Correction Unit" (SCU) and the shift registers SHY, 
and SR Yn-2 shown as 
integral parts in figure 7.1.1 in section n-I 
7.1. 
Figure 7.13.1, however, depicts the actual logic design of the 
various units above, together with the compensation unit CU" described 
in section 7.11. The outputs yj_ and yj_ shown in figure 7.13.1 are nIn2 
used to address the CBFCS memory as shown in figures 7.4.1 and 7.4.2 
previously. As depicted in figure 7.13.1, the shift register SHY, 
is made up of ten D-type flip-flops whose inputs are wired to n-1 
the outputs of ten AND/NOR gates controlled by the control signals 04 
and ý4 such that the following ten bits: 
(so 
0s00s0s0s0, s0, s0, s0 o, n 1, n 2, n' 3, n' 6, n 7, n 8, n 9, n 
from the most significant end of the 16-bit output of the AMIJ in every 
9th clock cycle are selected by V4 and loaded in parallel into SR yn*-I 
at the start of the first of the next nine clock cycles, when the 
delayed version y n-I of 
the previous output sample is serially shifted 
(via the shifting control signal 04) into the shift register SH Yn-2 
(9-bit long) whose content is also serially shifted out every 
nine clock cycles in the operation of the demonstration processor. 
The operation of the output port (OP) in conjunction with the 
compensation unit CU", however, was already described in section 7.11 
and, consequently, will not be repeated here. The re-scaling of the 
output of the demonstration processor, due to a scaling of the content 
of the CBFCS memory as discussed previously, is performed by the 
"Scaling Correction Unit" (SCU) which is made up of the three AND ' 
MOR 
loGic gates (shaded) and shown together as an integral part of the 
output port (OP) in figure 7.13-1. The "Overflow Detection And 
Saturation Arithmetic Unit" (ODSAU) consists of the two D-type flip- 
flopst viz., DA and DB and the combinatorial logic circuit that 
generates the signals 0,0 + and 0- of equations (7-12.19)-(7-12.21) 
in the last section. The above combinatorial logic circuit is 






flip-flops, DA and DB, are for storing the most significant bits, that 
is the sign bits Ao and Bo , of the inputs to the AMU in every 9th o, n o, n 
clock cycle of the operation of the demonstration processor, for the 
purpose of generating the above mentioned signals 0,0 + and O_. 
In the hardware implementation of the output port (OP) shown in 
figure 7.13.1, the output yj_ is either gated serially out of the nI 
least or the second least significant D-type flip-flop of the shift 
register SRY,, into the shift register SR , by one of the AND/NOR 
gates of n-1 the "Scaling Correction 
Yn-2 
Unit" (SCU). The re- 
scaling of the output of the demonstration processor by 4 (i. e. m-2) 
or by 2 (i. e. m-1). corresponding to gating the output of the least or 
the second least significant D-type flip-flop of the shift register 
SRY. , is selected by setting the appropriate manual switches of the 
n-1 "Scaling Correction Unit" (SCU). at the start of the operation 
of the demonstration processor. The set input S and the clear input 
C of the third most significant D-type flip-flop of the shift register 
SRy* are connected to the other two AND/NOR gates of the "Scaling 
n-1 Correction Unit" (SCU), so that the signals O+or 0- from the 
"Overflow Detection And Saturation Arithmetic Unit" (ODSAU) can be 
pre-selected, via the manual switches shown corresponding to a re- 
scaling by 2 or by 4, to clear or set the D-type flip-flop when 
saturation arithmetic is initiated. Hence upon detection of overflow 
of an output sample ynp saturation arithmetic is initiated, and for a 
re-scaling by 4 (i. e. m-2), the 4's of the ten D-type flip-flops of 
the shift register SR 
Yn-1 are 
appropriately set or cleared by the 
signal 0- or 0+ into the state (1100000000) or (0011111111) for 
negative or positive overflows respectively. For a re-scaling by 2 
(i. e. m-1), the above 4's are then set or cleared appropriately by 
the signal 04- or 0+ into the state (1110000000) or (0001111111) for 
negative or positive overflows respectively. In the hardware 
implementation of the "Overflow Detection And Saturation Arithmetic 
Unit" (ODSAU), the selection of the signals 0+ and 0,, or 0* and 0- 122 
in equations (7-12.19) and (7-12.20), corresponding to the scaling 
of the content of the CBFCS memory by 2 (i. e. m-1) or by 4 (i. e. m-2), 
is done via the manual switches shown in figure 7.13.1 at the start 
of the operation of the demonstration processor. The initialization 
pulse I has been used as shown in figure 7.13.1 to initialize the 
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output port (OP) when power is first switched on. 
At this juncture, some camments are now in order. Since the 
above overflow detection and initialization of saturation arithmetic 
are performed in every first clock cycle of the 9-clock-cycle 
operation of the demonstration processor, the control signal q6 has 
been included in the hardware implementation of equations (7-12.19)- 
(7-12.21). That this has been feasible is due to the fact that there 
is a certain amount of "dead time" available in the output port (01)) 
which allows the execution of the above processes. (A certain amount 
of "dead time" is said to be available in the output port (OP) of the 
demonstration processor if the propagation delay of the shift register 
SU 
4 
is shorter than the clock period). Yn-1 
As in the case of input data, the serial outputs yJ_ and yj nI n-2 
of the output port (OP) are such that their most significant ends are 
each padded with an extra bit. This extra padding bit of each of the 
above signals, has the same logical value as that of the sign bit of 
the signal it associates with. This is a direct consequence of the 
"pauedo-pipeline" structure of the demonstration processor. 
In the demonstration processor, the dynamic range has been 
limited to eight-bit accuracy. Consequently, only eight of the ten 
bits of the 16-bit output of the AMU which are loaded in parallel into 
the output port (OP), have been processed so far to yield an eight-bit 
output sample of the demonstration processor. However, if the full 
sixteen bits of the output of the AMU are processed in the same way as 
the above ten bits, a -sixteen-bit" output sample of the 
demonstration processor can then be achieved. This then represents an 
improvement in the accuracy of the output sample. The AMU can only 
provide the above "pas"do-sixteen-bit" accuracy since, in implementing 
recursive difference equations, the dynamic range of the signals used 
to address the CBFCS memory has only eight-bit accuracy. On the other 
hand, when the demonstration processor is used to implement non- 
recursive difference equations, then full 16-bit accuracy can be 
obtained-from the output of the 16-bit AMU. 
When the demonstration processor is multiplexed to implement 
higher order filters designed by the proposed design technique 
discussed in chapter three, more than one output port (OP) have to 
be used. For instance, if an 8th order bandpass filter is to be 
261 
implemented by multiplexing the AMI of the demonstration processor, 
four output ports have to be used which are sequentially selected 
via a 1: 4 demultiplexer (SN74SI39's) as shown in figure 7.13.2. The 
1: 4 demultiplexer routes the previously described ten bits of tile 
16-bit output of the now multiplexed AMU to the individual output 
ports, by addressing its select inputs with the outputs (Qlt Q2) 'of 
a synchronous divide-by-4 counter shown in figure 7.13-3. As already 
mentioned in sections 7.4 and 7.11, this 1: 4 demultiplexer at the 
output of the now multiplexed AMU is also synchronized with the rest 
of the 4: 1 multiplexers and 1: 4 demultiplexer described in the above 
sections, via the same divide-by-4 synchronous counter whose clock 
input is connected to the control signal V, as shown in figure 7.13-3. 
The above four output ports are identical in their logic 
structures and contain the shift registers: 
(sit snw* , 
sRv4k 
9 SR Yn*-l' n- I n- I Uln-1 
which are connected to the multiplexed AMIT via the above mentioned 
1: 4 demultiplexer, and to the multiplexed CU" via a 4: 1 multiplexer 
as described in section 7.11 previously. Corresponding to the above 
shift registers, there are also contained in the respective output 











which are connected to the output of the multiplexed CU" via a 1: 4 
demultiplexer as described in section 7.11. In addition, each output 
port has its own "Scaling Correction Unit" (SCU) and "Overflow 
Detection And Saturation Arithmetic Unit" (ODSAU) whose operations were 
discussed in the early part of this section, and are, consequently, 
not included in figure 7.13.2. The operations of the above four output 
ports in conjunction with the multiplexed CU" and the input port are 
summarized below for the correct operation of the multiplexed AMU: 
FIRST 9 CLOCK CYCLES: 
(a) Parallelly load the input sample xn into the recirculating shift 
register SR x 
in the first clock cycle. Its content is then right- 
shifted n serially, with the least significant bit leading, in 














(b) Initialize the recirculating shift register SR Xn-1 and 
inhibit 
its data input by taking its control q high in the given 
nine clock cycles. During these nine clock cycles, its content 
is right-shifted out serially, with the least significant bit 
leading. (see section 7.3 and figure 7.3-3). 
(c) Initialize the shift register SRU. and SRu in the first 
clock cycle, and inhibit their n-1 n-2 clocking in the 
remaining eight clock cycles. 
(d) Initialize and inhibit clocking of the shift registers SRYA and 
Sit 
Yn-2 
in the first clock cycle. Clocking of these two n-1 
shift registers is resumed in the remaining eight clock 
cycles. 







of the other two output ports is n-1 n2 -1 n-2 
inhibited during the given nine clock cycles. 
SECOND 9 CLOCK CYCLES: 
(a) Parallelly load the content of the recirculating shift register 
SR 
x 
in the 9th clock cycle of the previous nine clock cycles 
n (, which is still xn) into itself again in the first clock 
cycle, and recirculate its present content in the remaining eight 
clock cycles. 
(b) Recirculate the content of the recirculating shift register Sit x n-1 and inhibit its data input by taking its control V high in the 
given nine clock cycles. 
(c) Parallelly load the output of the AMU and the signal Cj in the 8, n 
9th clock cycle of the previous nine clock cycles, into the shift 
register SR 
Yn and 
the multiplexed CU" (see figure 7.11.3 and 
7.13.2) in the first clock cycle, and inhibit clocking of the 




in the remaining eight clock 
cycles. n-1 n-2 




first clock cycle. Clocking of these two n-1 shift n-2 registers 
is resumed in the remaining eight clock cycles. 
(e) Clocking of the shift registers Sit V'_ 
sit 
v 
SRUIV and SR u 
of the other two output ports is n n-2 n-1 n-2 
inhibited during the given nine clock cycles. 
THIRD 9 CLOCK CYCLES: 
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(a) Parallelly load the content of the recirculating shift register 
Sit 
x 
in the 9th clock cycle of the previous nine clock cycles 
n (which is still xn) into itself again in the first clock 
cycle, and recirculate its present content in the remaining eight 
clock cycles. 
(b) Recirculate the content of the recirculating shift register SR Xn-1 
and inhibit its data input by taking its control V high in the 
given nine clock cycles. 
(c) Parallelly load the output of the AMU and the signal Cj in the 8, n 
9th clock cycle of the previous nine clock cycles into the shift 
register SR W* and 
the multiplexed CU" in the first clock cycle, 
and inhibi t n-1 clocking of the shift registers SR.,, and Sit w 
in the remaining eight clock cycles. n-1 n2 




first clock cycle. Clocking of these two n-1 shift m2 registers 
is resumed in the remaining eight clock cycles. 
(e) Clocking of the shift registers SRUft_ SR u 
SRY* and SR y 
of the other two output ports an n-2 n-1 n-2 
inhibited during the given nine clock cycles. 
FOURTH 9 CLOCK CYCLES: 
(a) Parallelly load the content of the recirculating shift register 
SR 
x 
in the 9th clock cycle of the previous nine clock cycles 
n (which is still xn) into itself again in the first clock 
cyclep and recirculate its present content in the remaining eight 
clock cycles. 
(b) Right-shift out the content of the recirculating shift register 
SR 
x n-1 
whose data input has been activated by its control signal 
V which is high in the given nine clock cycles. Hence, the 
content of the recirculating shift register (which is still x 11) 
i8 
then serially right-shifted into the recirculating shift register 
sit 
x n-1 
in the given nine clock cycles. (Note that the sample xn 
will become x n-1 
in the next nine clock cycles). 
' (c) Parallelly load the output of the AMU and the signal Cj n 
in the 
9th clock cycle of the previous nine clock cycles into the shift 
register SRV, and the multiplexed CU" in the first clock cycle, 
and inhibit n-1 clocking of the shift registers SR va an 
d SR 
v in the remaining eight clock cycles. n-1 n-2 
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(d) Inhibit clocking of the shift registers SRu. and SR U 
in the 
first clock cycle. Clocking of these two 11-1 shi ft n- registers 
is resumed in the remaining eight clock cycles. 








of the other two output ports is n n-2 n-1 
n2 
inhibited during the given nine clock cycles. 
FIFTH 9 CLOCK CYCLES: 
(a) Parallelly load a new input sample xn into the recirculating shift 
register SIL x 
in the first clock cycle. Its content is then right- 
shifted n serially, with the least significant bit leading, in 
the remaining eight clock cycles. This step is the same as step 
(a) of the first nine clock cycles, hemce, the operation of the 
multiplexed demonstration processor repeats every 36 clock cycles 
for an 8th order bandpass filter. 
(b) Recirculate the content of the recirculating shift register SR x n-1 and inhibit its data input by taking its control q high in the 
given nine clock cycles. 
(c) Parallelly load the output of the AMU and the signal Cj in the 8, n 
9th clock cycle of the previous nine clock cycles, into the shift 
register SRu* and the multiplexed CU" in the first clock cycle, 
and inhibit n-1 clocking of the shift registers SRUI and Sit u 
in the remaining eight clock cycles. 
n-1 n-2 




first clock cycle. Clocking of these two n-1 shif t n-2 registers 
is resumed in the remaining eight clock cycles. 
(e) Clocking of the shift registers SRwgt sit w 
SRV* and SR v 
of the other two output ports is n-1 n-2 
n-1 n-2 
inhibited during the given nine clock cycles. 
Hence, as described above, the operation of the multiplexed 
demonstration processor repeats every 36 clock cycles while the 
required clock inputs to all shift registers in the input and output 
ports are tabulated in table 7.13-1. The delayed version of the output 
of the multiplexed 8th order bandpass filter is shown in figure 7.13.2 
as Y n-2 and given 
by 
y 
n-2 w yn-2 + w, -2 
+ vn-2 + Un-2 
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Equation (7-13-1) is computed with the three conventional 8-bit 
TTL full adders as shown in figure 7.13.2. The summation at the last 
adder stage is performed in the first clock cycle of the fifth nine 
clock cycles, and the sum Y n-2 
is then clocked into the register Ry 
in parallel at the start of the next clock cycle. 
OUTPUT OF SYNCHRONOUS 
DIVIDE-BY-4 COUNTER : 
. 
Q2' Ql (FIG: 7.13-3) 
CLOCK INPUTS TO SHIFT 
REGISTERS IN INPUT 
AND OUTPUT PORTS 
SHIFT REGISTERS 
IN INPUT AND 
OUTPUT PORTS 




y n-l n-2 
01 Ql*Q2 Ck - Ck 2 sn, ýj, , 
Sit 
w n n-2 
II Q 
I*Q2* 





- n n-2 




u s n-l n-2 
xx Ck Sit , SR xn x n-l 
TABLE: 7.13.1 CLOCK INPUT SIGNALS TO ALL SHIFT 
REGISTERS IN INPUT & OUTPUT PORTS 
Figure 7.13.3, shows the clock signals to the four output ports. 








4"Q k Q2 
Ql 
Ck 
Ck 1 Ck 
Ck 
ý2 
k2 Ck 2Ck4 
FIG: 7.13.3 GENERATION OF THE CLOCK SIGNALS Ckl, Ck2, 
Ck 3& CIE V 
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7.14 THE SELECTIVE ROUNDING UNIT (SRU): 
In section 6.8 in chapter six, 
we mentioned the use of a "selective rounding scheme" to eliminate 
limit cycle behaviours. In this scheme, in addition to injecting 
random rounding noise, certain output states of the demonstration 
processor are selectively forbidden. In this section, we shall 
describe its hardware implementation by modifying the compensation 
unit CU" and the shift register SR Yn'-1 
described in sections 7.11 and 
7.13 respectively. 
Figure 7.14.1 below shows the necessary modifications of the 
compensation unit CIT" while figure 7.14.2 shows the modifications of 










FIG: 7.14.1 LOGIC DIAGRAM SHOWING THE MODIFICATIONS OF THE 
COMPENSATION UNIT CU" IN THE IMPLEMENTATION OF 
THE SELECTIVE ROUNDING UNIT (SRU) 
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FIG: 7.14.2 LOGIC DIAGRAM SHOWING THE MODIFICATIONS OF THE 
SHIFT REGISTER SR 4 IN THE IMPLEKENTATION OF 
THE SELECTIVE n-l ROUNDING UNIT (SR11) 
Figure 7.14.1 shows the modified compensation unit CU" which 
is now made up of a half-adder and a half-subtractor units whose 
logic state tables and diagrams are as follows. 






Q yi n yL 
0 0 
HALF-SUBTRACTOR 
TABLES: 7.14. la & b. STATE TABLES OF THE IIALF-ADDER AND 
SUBTRACTOR OF THE SELECTIVE 
ROUNDING UNIT (SRU) 
The D-type flip-flop Db and the EX-OR gate S multiplex as shown in 
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figure 7.14.1 to form the above half-adder and half-subtractor 
together with the NAND gates C and B respectively. The relevant 
logic equations are: 
HALF-ADDER: yLQSY (7-14.1) n n-I 




.Q G) yi (7-14-3) ll 1 n-I 
Q. j 
The D-type flip-flop Da provides the necessary subtract and add 
signals to the D-type flip-flop Db throughout the nine clock cycles 
of the operation of the demonstration processor. When the subtract 
control (SC) at the input of the D-type flip-flop is activated in the 
9th clock cycle, it is then clocked into the flip-flop by the control 
signal q3 and output of the flip-flop then provides the above subtract 
signal to the "-" AND gate for the next nine clock cycles. When the 
subtract control (SC) is not activated, then an add signal is issued 
instead. In this way, the selective rounding unit can therefore add 
or subtract random noise, according to the selective rounding function 
(SRF), to the operations of the demonstration processor. Furthermore, 
this random noise is superimposed on the roundoff error produced by 
the two's complement up-rounding unit described in section 7.10, so 
that the resultant roundoff error is also random. (The rounding unit 
(RU) described in section 7.10 therefore works in conjunction with 
the selective rounding unit (SRU) under the selective rounding scheme 
described in this section). An experimentally verified selective 
rounding function (SRF) used under the selective rounding scheme is 
given by the logic equation: 
SRF -C3 (D Sj si 8, n o, n* 8, n (7-14-5) 
Since this selective rounding function is controlled by the control 
function 74, its effective value is therefore: 
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SRF. ý- Co E) s0s0 4 8, n o, n* B, n 
and its Karnaugh map and the functional table of the modified 
compensation unit CU" are as follows: 
VARIABLES 
S0S0C0 
o, n 8, n 8, n 
FUNCTION: 
ADD SRF. q. 
0 0 0 1 
0 0 1 0 
0 1 0 1 
0 1 1 0 
1 0 0 1 
1 0 1 0 
1 0 0 
TABLE: 7.14.2 FUNCTIONAL TABLE OF THE MODIFIED 
COMPENSATION UNIT CU" IN 711E 
SELECTIVE ROUNDING SCHEME 
00 01 11 10 
1 1 0 1 
0 
L. 0 1 0 
TABLE: 7.14.3 KARNAUGH MAP OF SRF. 74 
To complete the selective rounding scheme, the output state 
of the demonstration processor was forbidden in the 
experimental verification of it for a second-order resonator which 
had a limit cycle behaviour under zero-input condition when ordinary 
rounding by the rounding unit (RU) described in section 7.10 vas used 
alone. Figure 7.14.2 shows a 10-input NAND gate used to detect the 
above forbidden state and cleared the shift regi ter SILYn. 
-, 
such that 




Furthermore, figure 7.14.2 only shows the detection scheme of 
the above forbidden state for a scaling of the content of the CBFCS 
memory by a factor of 2. Based on the same idea, a slight 
modification of the circuit shown in figure 7.14.2 would then allow 
for the scaling of the content of the CBFCS memory by a factor other 
than 2. In addition, when the content of the CBFCS memory has been 
scaled by a factor 2-m, the content of the shift refrister SR Vill 
then shift serially into the modified compensation unit CU" in 
the selective rounding unit, starting from the bit (m+8) places from 
the most significant end of the shift register SR yo as previously 
described in sections 7.11 and 7.13. n-1 
Por the selective rounding function SRF described by equation 
(7-14.6) previously, a random error sequence whose elements are 
members of the error set: 
12-M+2-(M-1), 
-2-M, 2-M) 
results. This is then the random roundoff error set of the selective 
rounding scheme. This, on the other hand, can also be viewed as a 
random noise of one bit, whose magnitude is 2-(M-'), superimposed on 
the roundoff error produced by the roundoff unit (RU) described in 
section 7.10. This one-bit random noise is added onto the roundoff 
error of the above rounding unit (RU) via the modified compensation 
unit CU" shown in figure 7.14.1 by keeping the subtract control (SC) 
to the D-type flip-flop Da low throughout the operation of the 
selective rounding unit (SRIT). The experimental result and discussion 
of applying the above selective rounding function and imposing the 
forbidden state (1.1111111) in the selective rounding scheme, will be 
presented in the next chapter for a second-order resonator which, an 
mentioned previously, had a limit cycle behaviour. 
Having discussed and described in detail the logic designs of 
various functional units of the demonstration processor and its 
multiplexing to implement higher-order filters, we shall discuss in 
the next section, the interfacing of the demonstration processor to 
an anal ogue-to-di gi tal converter (A/D) and a digital-to-analogue 
converter (D/A) specially designed for the demonstration processor 
to process analogue signals. 
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7.15 INTERFACING THE DEMONSTRATION PROCESSOR: 
7.15.1 INTRODUCTION: 
Figure 7.15.1 below shows the arrangement used 
for processing analogue signals with the demonstration processor. 
BAND-LIMITING BUFFER 
LOWPASS FILTER AMPLIFIER 
I SIGNAL t e9& OURCE x S 













FIG: 7.15.1 ARRANGEMENT USED FOR PROCESSING ANALOGUE 
SIGNALS WITH THE DEMONSTRATION PROCESSOR 
7.15.2 THE BAND-LIMITING LOWPASS FILTER AND BUFFER AMPLIFIER: 
As a pre-requisite due to the sampling theorem, the analogue 
input signal x(t) is first band-limited before sampling so as to avoid 
or minimize frequency aliasing effects. The required band-limiting of 
x(t) is performed by the band-limiting active lowpass filter shown in 
figure 7.15.2, with a cutoff frequency if a where 
f8 is the sampling 
frequency. In making frequency spot checks, the signal x(t) was then 
generated by a sinusoidal signal source, so that the first-order active 
lovpass filter used was found to be adequate for the band-limiting 
purpose. The first 741 operational amplifier shown in figure 7.15.2 
is wired as a unity gain follower which is then cascaded with the RIC 
lovpass network. Hence, the active lovpass filter also acts as a 
buffer for the signal x(t) from the above mentioned sinusoidal signal 
source. The cutoff frequency of this lovpass filter can be varied by 
varying the value of it 1 as shown 
in figure 7.15.2. 
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The gain trim buffer amplifier shown in figure 7.15.2 is 
implemented by wiring the second 741 operational amplifier as a 
follower with gain. The gain of the circuit can be varied by varying 
the ratio R 3/R2 of the resistors R3 and R 2* Thus, 
the analogue input 
signal x(t) can be properly scaled to suit the input dynamic range of 
the analogue-to-digital converter for full scale conversions and also 
maximum signal-to-noise ratio. This is the case when the amplitude 
of the input signal is normalized with respect to the maximum input 





BAND-LIMITING GAIN-TRIM BUFFER 
ACTIVE LOWPASS AMPLIFIER 
FIG: 7.15.2 CIRCUIT DIAGRAM OF THE BAND-LIMITING LOWPASS 
FILTER AND THE CASCADED BUFFER AMPLIFIER 
7.15.3 THE BIPOLAR ANALOGUE-TO-DIGITAL INTERFACING: 
The analogue-to-digital converter (A/D) used for processing 
analogue signals with the demonstration processor was specially 
designed from a low-cost digital-to-analogue (D/A) as shown in figure 
7.15.3. Since it is of the counting ramp type of anal ogue-to-d igi tal 
converter, the design shown in figure 7.15.3 is only capable of a slow 
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conversion rate. It was then found that for this slow conversion 
rate, a sample-and-hold circuit was not required in the sampling 
process. 
SCALED SCALED x(t) + D. C. BIAS 
E 2E 
0 ------ wtE 
-E IAR) 












REgET OFFSET TWO'S 
SIGNAL COMPLEMINTER 










FIG: 7.15.3 BLOCK DIAGRAM OF THE BIPOLAR ANALOGUE-TO-DIGITAL 
CONVERTER USED FOR PROCESSING ANALOGUE SIGNALS 
WITH THE DEMONSTRATION PROCESSOR 
The block diagram above shows the technique used to convert a 
unipolar digital-to-analogue converter (D/A) into a bipolar analogue- 
to-digital converter (A/D) whose output is in two's complement 
notation in order to be compatible with the input format of the 
demonstration processor. In the conversion process, the scaled x(t) 
from the output of the gain trim buffer amplifier in figure 7.15.2, 
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is bipolar and has a voltage swing of +E which is, therefore, the 
maximum input voltage swing of the above bipolar analogue-to-digital 
converter (A/D). The bipolar scaled x(t) to be sampled, is first 
made uipolar by superimposing on it a d. c. bias E. The unipolar 8-bit 
digital-to-analogue converter (D/A) is used in a feedback loop to 
produce an analogue ramp output in the analogue-to-digital conversion 
process, which is then compared with the above unipolar analogue input 
signal x(t), previously scaled to exploit the full dynamic range of 
the bipolar analogue-to-digital converter (A/D). The output of the 
comparator therefore controls the status of the anal ogue-to-di gi tal 
converter (A/D). 
After each complete analogue-to-digital conversion, the output 
of the 8-bit binary counter is then loaded in parallel into the output 
port of the analogue-to-digital converter, and the converter is now 
ready for the next conversion process. The output of the output port 
is converted into two's complement notation via the offset two's 
complementer as shown in figure 7.15-3. This is then the digital 
input xn which is then loaded in parallel into the input port (IP) of 
the demonstration processor, as previously described in section 7.3. 
In the above conversion process, the bipolar scaled x(t) is converted 
into the digital signal x_. which is in 7-bit plus sign two's 
complement notation. Hence, the dynamic range of the above bipolar 
analogue-to-digital converter (A/D) is, therefore, 
-1  (1-2) 
The detail circuit diagram of this bipolar analogue-to-digital 
converter (A/D) is shown in figure 7.15.4 and described below. The 
8-bit unipolar digital-to-analogue converter (D/A) used, was a Ferranti 
ZN425E chip which had also an 8-bit binary counter on chip. 
In order to turn the scaled x(t) into a unipolar input signal, 
a d. c. bias of magnitude E is tapped out of a 5K potentiometer, with a 
5V potential across it, and superimposed on the scaled x(t) as shown 
in figure 7.15.4. This unipolar signal is then connected to one of 
the two inputs of the comparator implemented by a 741 operational 
amplifier as shown in figure 7.15-4. The other input (V ref 
) of the 
comparator is connected to the analogue output (AO) of the 8-bit 

















fact a ramp signal which goes up to a maximum of 256 quantization 
steps, and acts as n reference voltage in the comparison process. 
The operation of the comparator is as follows. The output of the 
comparator switches between two voltage levels which are made to 
correspond to the logical 1 and 0 voltage levels in the denonstration 
processor by setting the bins voltages of the 741 operational 
amplifier as shown in figure 7.15-4. When the magnitude of the 
unipolar scaled x(t) exceeds that of the ramp output mentioned above, 
the comparator output is then a logical 1, but is a logical 0 if 
otherwise. It starts to switch at the point when the above ramp 
signal is equal to the magnitude of the unipolar scaled x(t). The 
diode (IN914) is used to impose a voltage bound for the output of the 
comparator and to enhance its switching for slow-varying inputs. (the 
characteristics of the diode above should be so chosen as to give a 
forward-bias voltage drop of approximately 0.6 volt). 
As shown in figure 7.15.4, the two 4-bit synchronous divide- 
by-16 counters (SN74161's) are connected as a divide-by-256 
synchronous counter whose 8-bit output is decoded via the 8-input 
NAND gate (SN74S30) to give an output pulse every 256 clock cycles. 
The output of this 8-input NAND gate then furnishes a convert command 
for an anal ogue-to-digi tal conversion, and is connected to tile 
counter reset input (CR) on the ZN425E chip. On the negative-going 
edge of the convert command pulse, the on-chip 8-bit binary counter 
of the ZN425E chip is reset to zero and the status signal to logical 
1. On the positive-going edge of the convert command pulse, the on- 
chip 8-bit binary counter then starts to count up from zero. The 
analogue output (AO) of the 8-bit digital-to-analogue converter (D/A) 
ramps until it is equal to the unipolar scaled x(t) applied to the 
other input of the comparator. At this point, any further clock 
pulses are inhibited and an end-of-conversion (EOC) signal is then 
generated. The status signal also goes low (logical 0) to indicate 
that the output data is valid. This output data is held constant 
until 256 clock cycles have elapsed, which correspond to one full- 
scale conversion. Thus, every fresh output data sample will be 
available within 256 clock cycles which is then the cycle-time of 
the bipolar analogue-to-digital converter (A/D). For instance, if 
the clock frequency is 256KIIz, the cycle-time is then Ims. To obtain 
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a linearity error of +0.5 least significant bit, the conversion rate 
of the above bipolar analogue-to-digital converter (A/D) is just 
under MHz. The above described mode of operation of the bipolar 
analogue-to-digital converter (A/D) is the "clocked realtime mode" 
although the cycle-time of the bipolar anal ogue-to-digi tal converter 
(A/D) can be shortened by changing its operation into the "free- 
running non-realtime mode" whence the output data samples are 
furnished at irregular intervals, marked by the end-of-conversion 
(EOC) pulses. The former mode of operation was used since the 
demonstration processor was employed to process analogue signals in 
realtime. The control and timing waveforms of the above bipolar 
anal ogue-to-digi tal converter (A/D) are shown in figure 7.15.5 below. 
A/D CONVERSION CYCLE 
CLOCK n. = SIGNAL 12 
451-f I- 
CONVERT L-1 ............... O-Li 
COMHAND 
STATUS 'END-OF-CONVERSION 
SIGNAL oo-A/D CONVERSION TIME----w 
E. O. C. 
SIGNAL 
DATA A/D OUTPUTS CHANGING A/D 
CONVERSION COMPLETED 
i DATA TNVALTR VALIDITY 





FIG: 7.15.5 CONTROL AND TIMING WAVEFORMS OF THE BIPOLAR 
ANALOGUE-TO-DIGITAL CONVERTER (A/D) 
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As shown in figure 7.15.4, the output data valid after each 
anal ogue-to-d igi tal conversion is first clocked into the A/D output 
port by an end-of-conversion (EOC) pulse generated at the end of the 
conversion. The A/D output port is in fact a parallel-in-parallel- 
out 8-bit register, and was implemented with a package of SN74198. 
As shown in figure 7.15.3, the output of this 8-bit A/D output port 
is still unipolar and in straight binary format. In order to be 
compatible with the input format of the demonstration processor, the 
output of the A/D output port is then passed through the offset two's 
complementer to become the bipolar two's complement digital signal xn? 
coded in eight bits including sign. The offset two's complementer 
functions by simply changing the sign bit of the 8-bit output of the 
A/D output port as ihown in figure 7.15-3. It was implemented with 
an inverter gate QSN74SO4) connected as shown in figure 7.14.4. 
As shown in figures 7.15.3 and 7.15.4, the output of the offset 
two's complementer is in fact the output of the bipolar analogue-to- 
digital converter (A/D), which is ready to be loaded in parallel into 
the input port (IP) of the demonstration processor. However, two 
factors have to be considered before a successful interfacing of the 
bipolar analogue-to-digital converter (A/D) with the demonstration 
processor can be achieved. First of all, since the bipolar analogue- 
to-digital converter (A/D) has a cycle-time of 256 clock cycles and 
the demonstration processor has a cycle-time of 9 clock cycles, a 
frequency translater is therefore required to translate the higher 
clock rate of the bipolar anal ogue-to-digi tal converter (A/D) to that 
of the demonstration processor. Secondly, the operation of the bipolar 
anal ogue-to-d i gi tal converter (A/D) has to be synchronized with that 
of the demonstration processor so that data transfers between the two 
devices are correctly timed. 
The logic diagram of the above frequency translater used in 
interfacing the bipolar anal ogue-to-di gi tal converter (A/D) with the 
demonstration processor is shown in figure 7.15.6. Since the 
demonstration processor requires nine clock cycles to produce an 
output sample, the frequency translater therefore translates the clock 
rate fa of the bipolar analogue-to-digital converter (A/D) to f d' the 
clock rate of the demonstration processor, where fdW 9f a/256' such 
that each input sample xn from the bipolar analogue-to-digital 
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converter (A/D) can be processed synchronously by the demonstration 
processor. 
1K Ir -T-T-1 I 
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DEMONSTRATION 
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FIG: 7.15.6 LOGIC DIAGRAM OF THE FREQUENCY T11ANSLATElt 
As shown in figure 7.15.6 above, the frequency translater is 
implemented by modifying the connections of the two divide-by-16 
synchronous counters (SN74161's) shown in figure 7.15.4 previously. 
The frequency translation mentioned previously is accomplished in 
two stages. The first stage of translation is accomplished by 
sampling the outputs of the first divide-by-16 synchronous counter 
to yield an intermediate frequency fi as follows. 
fi n 9f a/16 
- 0.5625 fa 
. (0.1001)f 
If the binary factor (1001) in the equation for fI above corresponds 
to the outputs Q A' QB' QC' 
QD' of the first divide-by-16 synchronous 
counter, then fi can simply be obtained by selecting these outputs 
according to the logic equation: 
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fi= QA* Ck +Q A*QB*QCOQD* Ck 
- (QA*QA*QB*QC'qD ). Ck 
Thus there are nine clock pulses in fi, the intermediate frequency, 
for every sixteen clock pulses in fa. In the second stage of 
translation, fi is then passed into the second divide-by-16 counter 
as shown in figure 7.15.6, to give fd -9f a/256* 
Finally, synchronized data transfers between the bipolar 
anal ogue-to-di gi tal converter (A/D) and the demonstration processor 
is achieved by digging a control signal from the demonstration 
processor to synchronize its operation with that of the bipolar 
analogue-to-digital converter (A/D). Furthermore, this control 
signal was made the convert command of the analogue-to-digital 
conversion process such that the above frequency translater then 
directly replaced the two divide-by-16 synchronous counter shown in 
figure 7.15.4 previously. Since a convert command pulse must fall 
between two end-of -conversion pulses (see figure 7.15-5), it will then 
be save to transfer data from the bipolar anal ogu e-to-di gi tal 
converter (A/D) to the demonstration processor during this period of 
time. The convert command signal was chosen to be ý2*fa' where 02 is 
the control signal derived from the control and timing unit of the 
demonstration processor as described in section 7.2 previously. Th e 
clock input to the demonstration processor is now fd while that of 
the bipolar analogue-to-digital converter (A/D) is fa. 
7.15.4 THE BIPOLAR DIGITAL-TO-ANALOGUE INTERFACING: 
Like the bipolar analogue-to-digital converter (A/D), the 
bipolar digital-to-analogue converter (D/A) was designed with the 
Ferranti ZN425B chip as shown in figure 7.15-7. It is interfaced 
with the SR 
Yn-2 
in the output port (OP) of the demonstration 
processor. (when the demonstration processor is being multiplexed 
to implement a higher order filter, say an eighth-order bandpass 
filter, the above bipolar digital-to-analogue converter (D/A) will 
then be interfaced with the register containing the output Y n-2 of 
the bandpass filter shown in figure 7.13.2). Also, as in the case of 
the bipolar anal ogue-to-digital converter (A/D), in changing an 8-bit 
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unipolar digital-to-analogue converter (D/A) to a bipolar 7-bit plus 
sign two's complement digital-to-analogue converter (D/A), one bit is 
lost in the dynamic range of the original 8-bit unipolar digital-to- 
analogue converter (D/A). Hence, the input dynamic range of this 
bipolar digital-to-analogue converter (D/A) is given by 
-1 y n-2 '-< 
As shown in figure 7.15.7* the bipolar two's complement signal 
Yn-2 from the output port (OP) of the demonstration processor, is 
first converted to a unipolar straight binary signal so that it can 
be accommodeated in the unipolar 8-bit digital-to-analogue converter 
(D/A). This is performed by the offset two's complementer which 
changes the sign of each y n-2 sample 
loaded in parallel into the input 
port of the bipolar digital-to-analogue converter (D/A). The offset 
two's complementer was implemented with one inverter gate (1 SN74SO 64 
The input port of the bipolar digital-to-analogue converter (D/A) is 
in fact a parallel-in-parallel-out register and was implemented with 
one package of SN74198- This input po-rt is clocked by the control 
signal ý4 obtained from the control and timing unit of the 
demonstration processor described previously. The output of this 
input port is connected, via the offset two's complementer, to the 
8-bit unipolar digital-to-analogue converter (D/A). (when the logic 
select (LS) input on the ZN425E chip is taken low, its Q's outputs 
become data inputs). Furthermore, the data inputs of the above input 
port are connected to the eight most significant bits of the shift 
register SR Yn-2 
in the output port (OP) of the demonstration 
processor. As data is right-shifted into the shift register SH yn-2 
in the first eight clock cycles of the operation of the processor, 
there is no data transfers between the demonstration processor and 
the bipolar digital-to-analogue converter (D/A). At the start of the 
9th clock cycle, the data in the shift register S11 
Yn-2 
is then loaded 
in parallel into the input port of the bipolar digital-to- 
analogue converter (D/A) for conversion to an output analogue signal. 
This output signal is taken from the analogue output (AO) pin on the 
ZN425E chip, which is further passed on to the reconstruction lowpass 
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FIG: 7.15.7 LOGIC DIAGRAM OF THE BIPOLAR DIGITAL-TO-ANALOGUE 
CONVERTER USED FOR PROCESSING ANALOGUE SIGNALS WITH 
THE DEMONSTRATION PROCESSOR 
7.15.5 THE RECONSTRUCTION LOWPASS FILTER AND BUFFER AMPLIFIER: 
As shown in figure 7.15.1, the output of the above bipolar 
digital-to-analogue converter (D/A) has to be passed through an 
output reconstruction lowpass filter in order to filter out higher 
harmonics present due to the sampling process. Furthermore, due 
2 Bit 
the sign change introduced by the offset two's complementer in the 
bipolar digital-to-analogue converter (D/A), there is a positive 
d. c. bias of E=2.55V present at the analogue output (AO). In order 
to provide a bipolar analogue output from the bipolar digital-to- 
analogue converter, the output buffer amplifier was designed with an 
offset characteristic as shown in figure 7.15.8 below to remove the 
above mentioned positive d. c. bias of 2.55V. 
S FILTER) 
(PROM AO) 
FIG: 7.15.8 TRANSFER CHAILACTERISUC OF THE OFFSET 
OUTPUT BUFFER AMPLIFIER 
Figure 7.15.9 shows the circuitry of the above offset output 
buffer amplifier and the output reconstruction lowpass filter. The 
analogue output buffer amplifier is made up of two 741 operational 
amplifiers. The first amplifier buffers the analogue output (AO) of 
the bipolar digital-to-analogue converter (D/A) and also provides 
the above mentioned offset characteristic, while the second amplifier 
is combined with the TIC network to form an active lowpass filter. 
The analogue output (AO) of the bipolar digital-to-analogue 
converter (D/A) is connected to the positive input of the first 741 
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operational amplifier whose output is being fed back to its negative 
input via the resistive network shown. The trimmer pot PI allows the 
amplifier output to be set to -2.55V when the input analogue signal 
from the bipolar digital-to-analogue converter (D/A) is zero (i. e 
when y n-2 m 
1.0000000). The amplifier output is; then set to 2.55V 
by the trimmer pot P. when the output analogue signal from the bipolar 
digital-to-analogue converter (D/A) is a maximum of 2-55V (i. e. when 
Yn-2 - 0.1111111). Provided that these trimmer pots are tuned in the 
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FIG: 7.15.9 CIRCUIT DIAGRAM OF THE RECONSTRUCTION LOWPASS 
FILTER AND THE OUTPUT OFFSET BUFFER AMPLIFIER 
The above active reconstruction lowpass produces a roll-off 
of -40dB/decade. The cutoff frequency wc is given by the expression 
in the bracket above, and the filter is seen to be of the Butterworth 
type. The second 741 operational amplifier is connected for d. c unity 
gain while the feedback resistor Rf is included for d. c. offset. The 
cutoff frequency wc can be made variable by making C variable. 
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7.16 CONCLUSION: 
In this chapter, we have presented the logic design 
and construction of the various constituent units of the demonstration 
processor purposely built to verify experimentally the proposed 
"Carry Brought Forward Compensation Scheme" (CBFCS) discussed in 
chapter five, and to investigate the proposed generalized noise model 
for the finite word length effects on the hardware implementation of 
the above CBFCS algorithm described in chapter six. In order to 
process analogue signals, the above demonstration processor was then 
interfaced to its peripheral units viz., the bipolar analogue-to- 
digital converter (A/D) and the bipolar digital-to-analogue converter 
(D/A). The logic design of the above peripheral units and their 
respective interfacing with the demonstration processor has also been 
presented. 
Experimental results of some bandpass filters designed by the 
proposed design technique discussed in chapter three will be presented 
in the next chapter. In obtaining the impulse responses of these 
bandpass filters, a digital impulse was then loaded into the input 
port (IP) of the demonstration processor which was thereafter stepped 
through the cycles of these impulse responses whose digital values 
were then read off at the output port (OP) of the processor. On the 
other hand, in obtaining frequency responses to analogue input signals 
the peripheral units of the demonstration processor were also used. 
For this purpose, a sinusoidal signal generator was connected to the 
bipolar anal ogue-to-digi tal converter (A/D) so that frequency spot 
checks could then be made and the filtered analogue outputs obtained 
via the bipolar digital-to-analogue converter (D/A). However, owing 
to the slow conversion rate of the above bipolar analogue-to-digital 
converter (A/D) as described in the last section, experimental results 
of the frequency responses of a bandpass filter, centred at 12011z with 
a sampling frequency of 1.2K11z, and its constituent elemental filters 
were only obtained. The experimental results presented in the next 
chapter will also be analysed along with some relevant simulation 
results to be presented in the next chapter as well. 
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CHAPTER EIGHT 
RESULTS, ANALYSES AND DISCUSSIONS 
8.1 INTRODUCTION: 
As mentioned previously in chapter seven, the 
demonstration processor and its associated peripheral units described 
there were built to verify experimentally the proposed "Carry Brought 
Forward Compensation Scheme" (CBPCS) discussed in chapter five, and 
to investigate the proposed generalized quantization noise model 
discussed in chapter six for the error analysis of the finite word 
length effects on the hardware implementation of the proposed scheme 
above. Furthermore, the word length of the demonstration processor 
was chosen to be sufficiently short to investigate the adverse effects 
of such a short word length on the proposed design technique discussed 
in chapter three. In addition to experimental results obtained via 
the demonstration processor, computer simulation results were also 
obtained for longer word lengths, using a CDC 6400 general-purpose 
computer, in the course of the investigation of the above mentioned 
proposed design technique. 
In this chapter, we shall present and analyse the above results. 
Broadly speaking, the present chapter can be divided into two parts. 
The former part deals with the above results in the time domain. This 
includes some impulse responses for two configurations of realizing 
the proposed design technique discussed in chapter three. Limit cycle 
behaviours of these impulse responses have also been analysed. The 
latter part deals with the results obtained in the frequency domain, 
that is, frequency responses. The effect of finite word length hits 
also been subsequently analysed. Additionally, relevant observations 
have been made and discussed while conclusions have been drawn from 
the analyses of the above results. 
Figure 8.1.1 shows the experimental set-up used in the 
experimental investigation of the above mentioned proposed design 
technique. As mentioned previously in the conclusion of the last 
chapter, experimental digital impulse responses were obtained by 
applying a digital impulse (via some manual switches simulating the 
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frequency responses were obtained by making frequency spot checks 
with analogue sinusoidal inputs applied to the filter under test via 
the peripheral units. 
The filters tested were first designed by the proposed design 
technique discussed in chapter three, according to the general design 
model described in section 3.2.4 and shown in figure 3.2.8. The 
resultant equation for the transfer function H(z), which was then 
quantized via the quantized procedure described in section 6.4.2 to 
yield the quantized transfer function 11 Q 
(z), is given as follows: 
wn (1 -Z 
-1 
.e 
-aT cos( (S, -b)T) ) 
1 -Z- 
1.2e- aT co, 9«w.. -b)T) +z -2 e -2aT 
1 -aT (1 -Z- .e cos 
(c-. 1T) ) 
I -Z-1.2e-a 
T 
coa(wT) +z-2 e -2aT 
+ 
1 -aT -Z- .ecoa 
(*. %pT) 
1 -Z-i. 2e -aT cos(Gý. T) +z-2. e -2aT 
-Z- 
1e -aT cos«GJ. P+b)T» 
-1 -aT -2 -2aT 1 -Z . 2e coa«4ýp+b)T) +Z e 
(8.1.1) 
where and all symbols have their usual meanings as given 
and described in section 3.2 in chapter three. Furthermore, as 
explained in section 3.5, and by equation (3.5.6), equation (8.1.1) 
can be rewritten as: 
H(Z) - 11 
T (Z) - 11 
p (Z) + 11 
1) (Z) -HT(z, ) (8.1.2) 11 
where the first 11 
T (z) is the transfer function for the lower transition 1 
pole and the fourth It (z) is the transfer function for the upper 
PU transition pole. 11 1 
(z) and IIP2(z) are the transfer functions for the 
passband poles. 
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For the realization of equation (8.1.1), two configurations 
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FIG: 8.1.2 TWO POSSIBLE CONFIGURATIONS FOR THE 
REALIZATION OF AN 8TH-ORDER BANDPASS FILTER. 
The above two configurations will be investigated in this 
chapter. Their respective models for computer simulations are 
shown in figures 8.1.3 and 8.1.4. In addition, the coefficients 
shown in the above figures were quantized in all simulations done. 
The above mentioned models for simulations are derived from the 
generalized quantization noise model discussed and described in 
section 6.6 in chapter six. 
C) 
x'. n 
FIG: 8.1.3 SIMULATION MODEL FOR THE REAUZATION 
rl 
CONFIGURATION IN FIGURE 8.1.2(a) 
2()2 
x, 
FIG: 8.1.4 SIMULATION MODEL FOIL THE hEALIZAT10N 
rl 
CONFIGURATION IN FIGURE 8.1.2(b) 
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8.2 TI}IE P()1, IN ILES EF 
In Otis section, the experimental itripulse, 
responses of some bandpass filters designed by the proposed design 
techniqiie are first presented for the two confi;.,, urations shown in 
firrure 8.1.2, the choice of which is then subsequently discussed. (It 
was possible to obtain point-by-point agreement between the above 
experimental impulse responses and those simulated according to fiwlires 
8.1.1 and 8.1.4. ). Simulated impulse responses of the same bandpass 
filters, but with longer word lengths, are next presented. This is 
followed by an analysis of the limit cycle behaviours of the above 
filters, according to the generalized quantization noise model in 
chapter six. Furthermore, experimental results of a high-frequency 
bandpass filter are also presented along with some simulation results 
which further illustrate the effects of a finite dynamic range. Next, 
experimental results of a second-order section implemented seperately 
with the proposed "Selective Rounding Scheme discussed in chapter six 
and the usual two's complement up-rounding scheme used so far, are 
compared and discussed. Additionally, comments and relevant conclusion 
are given wherever appropriate. 
8.2.1 EXPERIUNTAL IMPULSE UESPONSES OF SOME BANDPASS FlLTERS: 
In chapter three, section 3.7, the choice of sampling frequency 
in relation to aliasing effects was discussed. It is Nirther seen 
from the index, BT, defined there as the ratio of the 3(IB bandwidth 
of an elemental filter to the underlying sampling frequency, that 
unless the bandwidths of individual elemental filters used in low- 
frequency designs are very narrow, low-frequency filters are, in 
general, more affected by aliasing effects. In addition, it was also 
pointed ont there in section 3.7, that, in some cases, an increase 
in the saml)ling frequency will help to reduce the above alinsing 
effects. However, there is a certain limit in practice, when the 
quantization effects of a finite-word-length processor is taken into 
account. 
In view of the above, several low-frequency desifl,, ns were tested 
and their experimental impulse responses are presented in this section 
while their limit cycle behaviours are disciissed and analyzed in 
094 
particular. Consider next a design with the following desired 
specifications: 
(a) A bandpass filter with a nominal bandwidth of 101Iz. 
(b) Centre frequency at 120Rz, i. e., percentage bandwidth is 81%. 3 
(c) Passband ripple less than U. M. 
(d) The transition bands on both sides of the passband should be 
as narrow as possible, that is, a steep transition skirt. 
In order to meet the above specifications, an eighth-order 
filter was used, with two passband poles and a pair of transition 
poles, one on each side of the passband. Furthermore, this 4-pole 
bandpass filter was realized with four second-order elemental filters 
centred at 11514z, 117-511z, 122.511z and 12511z respectively to give a 
nominal bandwidth of 1011z. Thus, the passband poles are seperated by 
511z in frequency while the transition poles are each seperated from 
its nearest passband pole by 2.5Hz in frequency. This then gave the 
value of b in equation (8.1.1) to be 5T radians. With this value of 
b, the value of a in equation (8.1.1) was further chosen to be 57r 
radians for large out-of-band rejection and steep transition. Herice, 
the 3dB bandwidth of individual elemental filters is given to be 511z 
by equation (3-7-1), and the percentage bandwidth of an elemental 
I filter is therefore 4U%. However, by the discussion in section 3.7, 
such a percentage bandwidth of an elemental filter as given above, 
together with the desired specification (b), will imply a fair amount 
of aliasing effects at low sampling frequencies. In fact, this was 
found to be the case when the sampling was as low as three times the 
centre frequency of the bandpass filter, when aliasing effects were 
apparent. Consequently, the underlying sampling frequency was chosen 
to be 1.20kHz which further served the purpose of demonstrating the 
relationship of finite word length effects with an increased sampling 
frequency (this will become clear in later sections). This gives the 
ratio BT as 1: 240 so that frequency aliasing effects were not apparent 
in the resultant design. 
The resultant transfer function was then optimized according 
to the optimization procedure discussed in section 3.2.6 to yield the 
steepest transition skirt possible. The theoretical magnitudP of 
the passband ripple before optimization is given by equation (3.2.0,61) 
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an O. 38dB approxinately. llovever, after optimization of the 
transition samples, the value of the passband ripple was found to 
be 0.2dll approximately. The value of the optimized transition sample 
Vn vas found to be equal to 0.499. Substituting the above values 
into equation (8.1.1), the resultant optimized transfer function 11(z) 
is vritten as: 
0.41MO -(). 8134087012z- 
I) 










+(). 1)7415()784 8Z-2 
0.4()Q(l -0-783036043lz -1 ) 





which was finally quantized as described in section 6.4.2 to 
give HQ (z) with coefficients represented to 16-bit accuracy including 
sign. The quantized transfer function is therefore written as: 
11 (Z) U. 5(I -0.8134155805z -1 ) Q1 




1 -2 -1.61206061z- +0.9741115374 v 
0 -0-7908'S2529z- 
1) 
1 -2 1 -1.581665058z- +0-11741515374 z 
0-50 -0.7,93090555z -1 ) 
1 -1.56610111z-' +(). 9741915374 z 
(8.2.2) 
Note that the value of W has heen quantized to 0.5. n 
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Nov, the quantized transfer function HQ (z) in equation (8.2.2) 
can be realized in two different configurations as previously shown 
in figure 8.1.02 in section 8.1. Configuration (b) in figure 8.1.2 
was first investigated and the experimental impulse responses of tile 
four second-order elemental filters and that of the resultant eighth- 
order bandpass filter are shown in figures 8.2.1 to 8.2.5. For the 
purpose of reference, we shall refer to the above eighth-order 
bandpass filter realized in configuration (b) in figure 8.1.2, with 
optimized transition sample V 
it 
quantized to a value of 0.5, as 
bandpass filter A. The value of the unit input impulse was 0.1111111 
- O. qq21875. while the respective contents of the CBFCS memories for 
the four second-order elemental filters are shown in tables Cl to C4 
in appendix c. 
Figure 8.2.1 shown the experimental impulse response 11 of 
T the second-order lower transition elemental filter 11 1 
(z) of the above 
bandpass filter A. The scaling by the quantized value of U, was 
performed by one bit hard-wired right-shift of each output sample of 
the second-order section, since the quantized value of Wn is 0.5. It 
is noticed from figure 8.2.1 that the impulse response h n, 1 
dies down 
to a limit cycle at the 187th sample. The limit cycle has a period 
L-10 so that it repeats every ten samples. The maximum amplitude of 
this limit cycle is five quantization steps where the width of each 
quantization step is 0.0078125 since the dynamic range of the 
demonstration processor is eight bits including sign. Thus, the 
ratio of the maximum amplitude of this limit cycle to the dynamic 
range in 9/12-8-U. 01Q0625, which is just under 4%. It is further 
noticed that the limit cycle is approximately sinusoidal in nature. 
Had there been no finite word length effects (i. e. if the elemental 
filter had been realized with infinite precision), the impulse 
response would have died down to zero value eventually without any 
limit cycle behaviour, an discussed in appendix D. 
Figure 8.2.12) allows the experimental impulse response hn, 0 Of 
the first second-order passband elemental filter -HP(z) of the above I bandpass filter A. Since the output scaling factor is -1, no actual 
Multiplier is required, and the minus sign was effected by an output 
subtraction. It is seen from figure 8.2.2 that the impulse response 
h 
n, 2 dies down to a limit cycle at the 162nd sample. The limit cycle 
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has a period L=10 so that it repeats every ten samples. Furthermore, 
this limit cycle has a maximum amplitude of fourteen quantization 
steps, such that the ratio of its maximum amplitude to the dynamic 
range is therefore 14/128=0.109375 or nearly 11%. It will. be seen 
later that this is the largest of all four limit cycles of the four 
elemental filters that constituted the above bandpass filter A. In 
fact, its presence has contributed largely to the resultant amplitude 
of the limit cycle of the above eighth-order bandpass filter A. It 
is also noticed that this limit cycle is approximately sinusoidal in 
nature. Again, had there been no finite word length effects, the above 
impulse response would have died down to zero value eventually without 
any limit cycle behaviour as discussed in appendix B. 
Figure 8-2-3 shows the experimental impulse response h n, 3 of 
the second second-order passband elemental filter 11 
P (z) of the above 2 
bandpass filter A. Since the output scaling factor is unity, no 
multiplication in required. It is seen from figure 8.2.3 that the 
impulse response h n, 1 
dies down to a limit cycle at the 204th sample. 
The limit cycle has a period L=10 so that it repeats every ten 
samples. The maximum amplitude of this limit cycle is six quantization 
steps, such that the ratio of its maximum amplitude to the dynamic 
range is therefore 6/128=0.046875 or just about 4.1%. It is also 
noticed that this limit cycle is approximately sinusoidal in nature. 
Again, had there been no finite word length effects, the above impulse 
response would have died down to zero value eventually without any 
limit cycle behaviour as discussed in appendix B. 
Figure 8.2.4 shows the experimental impulse response hn 
14 
of 
the second-order upper transition elemental filter -11 
T(z) 
of the above u 
bandpass filter A. The scaling by the quantized value of Wn was 
performed by one bit hard-wired right-shift of each output sample of 
the second-order section, since the quantized value of Wn is 0.5. 
Furthermore, the minus sign preceding -11 
T(z) 
was simply ef fected by u 
a subtraction process. It is noticed from figure 8.2.4 that the 
impulse response h 
n, 4 
dies down to a limit cycle at the 230th sample. 
The limit cycle has a period L-10 so that it repeats every ten 
samples. The maximum amplitude of this limit cycle is three 
quantization steps, such that the ratio of its maximum amplitude to 
the dynamic range is therefore 3/128-0.0234375 or just under 2J%. 
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It is also noticed that this limit cycle is approximately sinusoidal 
in nature. Again, had there been no finite word length effects, the 
above impulse response would have died down to zero value eventually 
without any limit cycle behaviour as discussed in appendix B. 
Figure 8.2.5 shows the experimental impulse response hn of the 
eighth-order bandpass filter A realized in configuration (b) shown 
in figure 8.1.06- with the optimized transition sample 11 n 
quantized to 
a value of 0.5 and a wordlength of eight bits including sign. It is 
seen from figures 8.2.1 to 8.0". 5 that hn is the summation of h n, 1' 
h 
n, 2' 
1n, 3 and hn '4 
From figure 8.2-5, the impulse responRe hn is 
seen to die down to a limit cycle behaviour at the 231st sample, with 
a period L-10, such that it repeats every ten samples. In fact, the 
period of the above limit cycle of bandpass filter A is the least common 
multiple (1,01) of the periods of the limit cycles of the individual 
elemental filters which constituted it. It is as expected, since the 
four limit cycles of the above four elemental filters are seen to beat 
together to form the resultant limit cycle of the above bandpass 
filter A. Furthermore, since individual impulse responses of the 
above four elemental filters are relatively displaced in time (i. e. a 
phase difference between adjacent pairs), certain amount of limit 
cycle cancellation has been observed. This is also as expected, since 
in equation (8.1.2) the resonance frequencies of individual elemental 
filters are slightly displaced in frequency as well, and alternate 
outputs of the above second-order elemental filters are, in fact, 
subtracted due to the negative weighting of their output scaling 
factor (see figure 8.1.2). The maximum amplitude of the limit cycle 
of the above bandpass filter A is sixteen quantization steps, such 
that the ratio of its maximum amplitude to the dynamic range is 16/128 
-0.125 or 121%. The magnitude of such a limit cycle is largely due 
to the magnitude of the limit cycle of -11 
P (z) which amounts to fourteen 1 
quantization steps alone. Had it not been for the certain amount of 
limit cycle cancellation mentioned above, the resultant magnitude of 
the limit cycle of bandpass filter A would have been larger. Again, 
had there been no finite word length effects, the impulse response hn 
would have died down to zero eventually without any limit cycle 
behaviour (see a later section). Finally, the nature of the limit 
cycle behaviour of bandpass filter A is approximately sinusoidal. 
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Next, we consider equation (8.2.2) realized in configuration 
(a) shown in figure 8.1.2 previously. Now, equation (8.2.2) can be 
rewritten as follows: 
11 (Z) = 
(0.5 -0.4067077903z- 
1) 
1 -1.62683116lz -1 +0.9741515374 Z-2 
(1 -o. 8o603O3O48z- 
I) 
1 -2 1 -1.61206061z- +0.9741515374 z 
(I -(). 790832529z- 
1) 
-1 -2 1 -1.581665058z +0-9741515374 z 
(0-5 -0-3915252775z- 
I) 
I -1.566101liz-1 +0.9741515374Z-2 
(8. "- 
with the quantized value of Wn as 0.5. The respective experimental 
impulse responses of the four second-order elemental filters and that 
of the resultant eighth-order bandpass filter are shown in figures 
8.2.6 to 8.2.10. Again, for the purpose of reference, we shall refer 
to this eighth-order bandpass filter realized in configuration (a) 
in figure 8.1.2, with optimized transition sample Wn quantized to a 
value of 0.5, as bandpass filter B. The value of the unit input 
impulse was 0.1111111=0.9921875, while the respective contents of the 
CBFCS memories for the four second-order elemental filters are shown 
in tables C5 to C8 in appendix C. 
Figure 8.2.6 shows the experimental impulse response h n, 1 of 
the second-order lower transition elemental filter 11 
T (z) of the above 
bandpass filter B. The scaling by the quantized value of W was n 
precomputed and performed within the CBFCS memory C5. It is noticed 
from figure 8.2.6 that the impulse response h 
n, 1 
dies down to a limit 
cycle behaviour at the 160th sample, which is somewhat sooner when 
compared with the impulse response hnI of bandpass filter A shown 
previously in figure 8.2.1 which dies down to a limit cycle behaviour 
at the 187th sample. The limit cycle has a period L-11 so that it 
repeats every eleven samples. Furthermore, the maximum amplitude of 
this limit cycle is seven quantization steps compared with five irt 
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the case of the limit cycle of It n, 1 
of bandpass filter A. Thus, the 
ratio of the maximum amplitude of this limit cycle to the dynamic 
range is 7/128=0.0546875 or approximately 512%' Pence, all the above 
mentioned has made the impulse response h n, 1 
of bandpass filter B 
less desirable titan that of bandpass filter A. Finally, it is also 
observed that the limit cycle behaviour of h n, 1 
is approximately 
sinusoidal, and again, had there been no finite word length effects, 
this impulse response would have died down to zero value eventually 
without any limit cycle behaviour, as discussed in appendix B. 
Figure 8-2-7 shows the experimental impulse response h n, 2 
of 
the first second-order passband elemental filter -UP(z) of the above 
bandpass filter B. As in the previous case, the minus sign of the 
scaling factor -1 of the above elemental filter is absorbed within 
the CBFCS memory C6 in the precomputed compensated partial products. 
It is seen from figure 8.2.7 that the impulse response It n, 2 
dies down 
to a limit cycle at the 162nd sample. In fact, It n, ) 
in the case of 
bandpass filter B is the same as that in the case of bandpass filter 
A. The limit cycle has a period L-10 so that it repeats every ten 
samples. Furthermore, this limit cycle has a maximum amplitude of 
fourteen quantization steps, such that the ratio of its maximum 
amplitude to the dynamic range is therefore 14/128 or nearly 11%. It 
will be seen later that this is the largest of all four limit cycles 
of the four elemental filters the constituted the above bandpass 
filter B. In fact, its presence has contributed largely to the 
resultant amplitude of the limit cycle'of the above eighth-order 
bandpass filter 1). It is also observed that this limit cycle is 
approximately sinusoidal in nature. Again, had there been no finite 
word length effects, the above impulse response would have (lied down 
to zero value eventually without any limit cycle behaviour, as 
discussed in appendix B. 
Figure 8.2.8 shows the experimental impulse response It n, i 
of 
the second second-order passband elemental filter 11 
P (z) of the'above 2 
bandpass filter B. It is seen from figure 8.2.8 that the impulse 
response It 
n, 3 
dies down to a limit cycle at the 204tlt sample. This 
limit cycle has a period L-10 so that it repeats every ten samples. 
The maximum amplitude of this limit cycle is six quantization steps, 
such that the ratio of its maximum amplitude to the dynamic range is 
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therefore 6/128=0.046875 or just about 41%. It is also noticed 
that the nature of this limit cycle is approximately sinusoidal. In 
fact, h 
n, 3 
in the case of bandpass filter B is the same as that-in the 
case of bandpass filter A. Again, had there been no finite word 
length effects, the above impulse response would have died down to 
zero value eventually without any limit cycle behaviour, as discussed 
in appendix B. 
Figure 8.2.9 shows the experimental impulse response h n, 4 of 
the second-order upper transition elemental filter -11 
T(z) 
of the above u 
bandpass filter 13. The scaling by the quantized value of Wn was 
precomputed and performed within the CBFCS memory C8, with the minus 
sign of the above elemental filter taken into account. It is observed 
that the impulse response h n, 4 
dies down to a limit cycle at the 1()Oth 
sample. The limit cycle has a period L=10 so that it repeats every 
ten samples. The maximum amplitude of this limit cycle is six 
quantization steps, such that the ratio of its maximum amplitude to 
the dynamic range is therefore 6/128-0.046875 or just about 4-1%. Thus, 
the impulse response h 11,4 of 
bandpass filter B is less desirable than 
that of bandpass filter A which has only a maximum amplitude of three 
quantization steps and dies down to a limit cycle at the 230th sample. 
Finally, it is also observed the above limit cycle is approximately 
sinusoidal in nature. Again, had there been no finite word length 
effects, the above impulse response would have died down to zero value 
eventually without any limit cycle behaviour as discussed in appendix 
B. 
Figure 8.2.10 shows the experimental impulse response hn of the 
eighth-order bandpass filter B realized in configuration (a) shown 
in figure 8.1.2 with the optimized transition sample Wn quantized to 
a value of 0.5 and a wordlength of eight bits including sign. As in 
the case of bandpass filter A, it is seen from figures 8.2.6 to 8.2.10 
that hn of bandpass filter B is the summation of h n, 1, 
h 




Prom figure 8.2.10, the impulse response hn if; seen to die 
down to a limit cycle behaviour at the 206th sample, with a period 
L-110, such that it repeats every 110 samples. As mentioned before, 
the period of the limit cycle of bandpass filter B is the least common 
multiple (LC)I)of the periods of the limit cycles of the individual 
second-order elemental filters (note that L-11 for the first limit 
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cycle and L=10 for the rest three limit cycles). Although a certain 
amount of limit cycle cancellation is observed as mentioned before, 
the maximum amplitude of the limit cycle of the above bandpass filter 
B is twenty-four quantization steps, such that the ratio of its 
maximum amplitude to the dynamic range is 24/128=0.1875 or nearly 
19%. The magnitude of such a limit cycle is largely due to the 
magn, itude of the limit cycle of -11 
P (z) which amounts to fourteen 
quantization steps alone. In addition, owing to the fact that the 
periods of the four limit cycles of the four second-order elemental 
filters are unequal, giving a large least common multiple (LCM) of a 
value L=110, these limit cycles tend to beat into a complex waveform, 
as shown in the latter part of figure 8.2.10, witl) a relatively larger 
magnitude. Again, had there been no finite word length effects, the 
impulse response hn would have died down to zero value eventually 
without any limit cycle behaviour (see a later section). 
At this juncture, some comments are now in order. So far, we 
have discussed two realizations (shown in figure 8.1.2) of the design 
of a 4-pole, eighth-order bandpass filter centred at 12011z. The above 
two realization configurations have also been referred to as bandpass 
filter A and bandpass filter B for reference purposes. In bandpass 
filter B, which was realized in configuration (a) shown in figure 
8.1.2, the scaling by the optimized transition sample IV 
n 
was performed 
within the respective CBFCS memories, and the compensated partial 
products within the respective CBFCS memories were precomputed 
according to equation (8-2-3). In this manner, the unit input impulse 
was first scaled by the value of Wn and there was, in addition, a loss 
in signal-to-noise ratio due to input scaling. Since the contents of 
the CBFCS memories of bandpass filter B is different from those of 
bandpass filter A, the initial conditions for zero-input limit cycles 





of bandpass filters A and B respectively. It has 
also been concluded that the impulse responses of bandpass filter A 
and its constituent elemental filters are more desirable than the 
corresponding set of impulse responses of bandpass filter B and its 
constituent elemental filters, especially when limit cycle behaviour 





























































































































filter A, which was realized in configuration (b) shown in figure 
8.1.2, the limit cycles of the two transition elemental filters are 
scaled by the value of 1-1 n 
since the scaling was performed at the 
output summation. Finally, it has been observed that the impulse 
response hn of bandpass filter B is of a shorter duration, with 
regards to the occurrence of limit cycle behaviour, than that of 
bandpass filter A. 
Further to our experimental investigation into the choice of 
realization configurations (a) and (b) shown in figure 8.1.2, we shall 
examine configuration (a) again with a slightly different design. 
Consider bandpass filter B with a change in the value of II n. 
This 
time, we consider a non-optimum value of 0.4149780277 so that the 
bandpass filter is no longer optimized for the steepest skirt 
(when 
the value of WR was 0-5). Again, for the purpose of reference, we 
shall refer to this fil-ter as bandpass filter C. This filter has its 
quantized transfer function written as follows: 
H (Z) 
(0-4149780277 -0 3375495933z- 
1) 
Q1 
-1.626831161z- +O. 9741515374z- 
(1 -o. so603U3O48z- 
1) 
1 -1.612o6o6iz- 




1 -1.58166-5058z -1 +O-9741515374z-2 
(0.4149780277 -0-3249487749z-') 
"--- -f I -1-56610iilz +O. Q741511374z-" 
(8.2.4) 
with the quantized non-optimized value of Wn as 0.4149780277 
to sixteen bits accuracy including sign. The respective experimental 
impulse responses of the four second-order elemental filters and that 
of the resultant eighth-order bandpass filter C are shown in figures 
8.2.11 to 8.2.15. The value of the unit input impulse was 0.1111111 
- 0.9921875, while the respective contents of the CBFCS memories for 
the four second-order elemental filters are shown in tables C9 to 
C12 in appendix C. 
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Figure 8.0". 11 shows the experimental impulse response h 
n, J 
of 
the second-order lower transition elemental filter 11 
T (z) of the above 
bandpass filter C. The scaling by the quantized value of the non- 
optimized Wn was precomputed and performed within the CBFCS memory 
C9. It is noticed from figure 8.2.11 that the impulse response h n, 1 
dies down to a limit cycle behaviour at the 145th sample. The limit 
cycle has a period L=10 so that it repeats every ten samples. The 
maximum amplitude of this limit cycle is ten quantization steps such 
that the ratio of its maximum amplitude to the dynamic range 101140.8 
=0.078125 or just under 8%. Like bandpass filter B, the magnitude 
of the above limit cycle is not being scaled by the value of Wn since 
both bandpass filters B and C were realized in configuration ( a) 
shown in figure 8.1.2. Finally, it is also observed that the limit 
cycle behaviour of h 
n, 1 
is approximately sinusoidal , and again, had 
there been no finite word length effects, this impulse response would 
have died down to zero value eventually without any limit cycle 
behaviour, as discussed in appendix B. 
Figure 8.2.12 shows the experimental impulse response h 
n, 2 
of 
the first second-order passband elemental filter -111j(z) of the above 
bandpass filter C. It is seen from figure 8.2.12 that the impulse 
response h dies down to a limit cycle at the 162nd sample. In n 
fact, 1i 
n, 2 
in the case of bandpass filter C is the same as that in the 
case of bandpass filter B as expected. The limit cycle has a period 
L=10 and a maximum amplitude of fourteen quantization steps, so that 
the ratio of its maximum amplitude to the dynamic range is 14/128 = 
0-109375 or nearly 11%. It is also observed that this limit cycle is 
approximately sinusoidal in nature. Again, had there been no finite 
word length effects, the above impulse response would have died down 
to zero value without any limit cycle behaviour as discussed in 
appendix B. 
Figure 8.3-13 shows the experimental impulse response h 
n93 
of 
the second second-order passband elemental filter 11 
P (z) of the above 2 
bandpass filter C. It is seen from figure 8-2-13 that the impulse 
response h 
n, 3 
dies down to a limit cycle at the 204th sample. This 
limit cycle has a period L=10 so that it repeats every ten samples. 
The maximum amplitude of this limit cycle is six quantization steps 
such that the ratio of its maximum amplitude to the dynamic range is 
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therefore 6/128=0.046875 or just about 41-%. It is also noticed that 
the nature Of this limit cycle is approximately Binusoidal. In fact, 
h 
n, 3 
in the case of bandpaBB filter C is the same as that in the 
case of bandpass filter B as expected. Again, had there been no 
finite word length effects, the above impulse real)()nse would have 
died down to zero value eventually without any limit cycle behaviour 
as discussed in appendix 11. 
Figure 8.2.14 shows the experimental impulse response h n, 4 
of 
the second-order upper transition elemental filter -11 
T (z) of the above u 
bandpass filter C. The scaling by the quantized value of the non- 
optimized transition sample W 11 was precomputed and performed within 
the CBPCS memory C12, with the minus sign of the above elemental 
filter taken into account. It is observed that the impulse response 
11 
11,4 
dies down to a limit cycle at the 142nd sample. The limit cycle 
has a period L-10 so that it repents every ten samples. The maximum 
amplitude of this limit cycle is six quantization steps, such that 
the ratio of its maximum amplitude to the dynamic range is therefore 
6/128=0.046875 or just about 4-14%. Finally, it is also observed that 
the above limit cycle is approximately sinusoidal in nature. Again, 
had there been no finite word length effects, the above impulse 
resl)onse would have died down to zero value eventually without any 
limit cycle behaviour as diBC11Ssed in appendix 11. 
Figure 8.2.15 shows the experimental impulse resi)onse h rk of 
the 
eighth-order bandpass filter C realized in configuration (S) shown in 
figure 8.1.2, with the non-optimized transition sample Wn quantized 
to a value of 0.4149780277 and a wordlength of eight bits including 
sign. As in the cases of bandl)ýISB filters A and B, it is seen from 




n, 2 ,hn, 3 and 
h 
n, 4* 
Prom figure 8.2.15, the impulse 
response hn is seen to die down to a limit cycles behaviour at the 
206th sample, with a period L=10, such that it repeats every ten 
sampleB. As mentioned before, the period of the limit cycle of the 
above bandpaBB C is the least common multiple (LCM) of the periods of 
the limit cycles of the individual second-order elemental filters. 
Although a certain ariount of limit cycle cancellation is observed, 
the maximum amplitude of the limit cycle of the above eighth-order 
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ratio of its maximum amplitude to the dynamic range is 21/128= 
0.1796875 or just under 18%. This is comparable to the maximum 
amplitude of the limit cycle of bandpass filter B, although the 
resultant limit cycle of bandpass filter C is approximately sinusoidal 
in nature, while that of bandpass filter B is more complex. On the 
other hand, the maximum amplitude of the limit cycle of bandpass 
filter A is only sixteen quantization steps or 12-11 of the dynamic '2% 
range. Hence, it is concluded that configuration (b) shown in figure 
8.1.2 in the realization of a eighth-order bandpass filter design is 
preferred over configuration (a) shown in figure 8.1.2, especially 
when I*mit cycle behaviour is concerned, as explained previously. 
The above comments will apply to any given wordlength in general. In 
the next section, we shall consider the simulated impulse responses 
of bandpass filters A, B and C using word lengths longer than 
bits in representing the filter variables. This then gives an 
increased dynamic range with a correspondingly decreased width of 
the quantization step size. 
8.2.2 SOME SIMULATLD IMPULSE RESPONSES PERTINLNT TO SECTION 8.2.1: 
Simulations of the bandpass filters A, 11 and C, represented by 
equations (8.2.2), (8.20-3) and (8.2.4) respectively, are based on the 
simulation models shown in figures 8.3.3 and 8.1.4. Consider, for a 
start, the simulated impulse response of bandpass filter A using the 
simulation model in figure 8.1.4, with twelve bits including sign to 
represent the filter variables. Figure 8.2.16 shows the simttlated 
impulse response of bandpass filter A with an input impulse value of 
0.9995117188. A ringing vith a maximum amplitude of 0.0471101, which 
corresponds to ninety-six quantization steps (the width of a 
quantization step is 0.0004882812502 in this instance), is observed 
to start at the 241th sample. Snch a ringing response was not present 
in the 8-bit (including sign) impulse response of bandpass filter A 
shown in figure 8.2.5 due to a distortion of the ideal (infirtite 
accuracy) impulse response by finite word length effects. The above 
ringing is due to the sharp cutoff of the optimized bandpass filter 
A (in the optimization process, bandpass filter A was optimized for 
the steepest cutoff) frequency response ( in general, when filters 
in the Chebysliev or Butterworth classes are encountered, a ringing 
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response is further accentuated by a rising gain characteristic 
preceding the discontinuities of the cutoffs of-their frequency 
responses). Nevertheless, such a ringing response will be shortened 
in a filter with a less sharp cutoff frequency response. 
Furthermore, it is noticed from figure 8.2.16 that the above 
ringing dies down to a limit cycle at the 421st sample. The period 
of this limit cycle is L-10 such that it repeats every ten samples. 
The maximum amplitude of this limit cycle is nine quantization stells 
so that the ratio of its maximum amplitude to the dynamic range is 
9/2048-0.00439453-or approximately 0.44%. Moreover, such a magnitude 
is indeed very small as compared with that shown in figure 8.2.5 
previously and it may be considered that twelve bits including sign 
would be adequate to represent the filter variables of bandpass 
filter A. That this is indeed the case will further be substantizted 
by comparing figures 8.2.16 and 8.2.19. Finally, it is observed that 
the above limit cycle is approximately sinusoidal in nature and had 
there been no finite word length effects, the al)ove ringing would 
have died down to zero value eventually as shown in figure 8.2.1(). 
Consider rtext the simulated impulse response of baridpass filter 
B using the simulation model in figure 8.1-3, with twelve bits 
including sign to represent the filter variables. Figure 8-2-17 
shows the simulated impulse response of bandpass filter 11 with an 
input impulse value of 0.9995117188. The same ringing is observed as 
expected. The maximum amplitude of this ringing is ninety-five 
quantization steps or 0.0463867 which just about the same as that in 
the case of bandpass filter A. Furthermore, it is noticed from 
figure 8.2.17 that, the above ringing dies down to a limit cycle at 
the 421st sample as in the case of bandpass filter A. The period of 
this limit cycle is L=10 such that it repeats every ten samples. The 
maximum amplitude of this limit cycle is, however, elevert quaritization 
steps so that the ratio of its maximum amplitude to the dynamic range 
is 11/2048=0.00537109 or approximately U-54%. This is as expected, 
since the realization configuration for bandpass filter 11 is less 
desirable as far as limit cycle behaviour is concerned as previously 
explained. Again, it is observed that the above limit cycle is 
approximately sinusoidal in nature and had there been no finite word 
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length effects, the above ringing would have died down to zero value 
eventually as shown in figure 8.2.20. 
Finally, we consider the simulated impulse response of bandpass 
filter C using the simulation model in figure 8.1-3, with twelve bits 
including sign to represent the filter variables. Pigure 8.2.18 
shows the simulated impulse response of bandpass filter C with an 
input impulse value of 0.9995117188. A similar ringing is observed 
with a slightly decreased maximum amplitude of 0.0444336 or ninety- 
one quantization steps. The decrease in the amplitude of the above 
may be explained by the fact that the value of IV n 
is not optimized 
for the steepest cutoff in the frequency response of bandpass filter 
C; the value of Wn for bandpass filter C has been reduced to slightly 
less than the optimum to give a more gradual cutoff. Furthermore, it 
is noticed from figure 8.2.18 that the above ringing dies down to a 
limit cycle at the 421st sanple with a period L-10 so that it repeRts 
every ten samples. The maximum amplitude of this limit cycle is 
sixteen quantization steps so that the ratio of its maximum amplitude 
to the dynamic range is 16/2048-0.0078125 or approximately 0.8, 'Aý. It 
is also observed that the above limit cycle is approximately sinusoidal 
in nature, and had there been no finite word length effects, the above 
ringing would have (lied down to zero value eventually as shown in 
figure 8.2.21. As in the case of bandpass filter A, ringings were 
not observed in figures 8.2.10 and 8.2.15 since the ideal impulse 
responses (shown in figures 8.2.20 and 8.2.21) for both cases were 
distorted by finite word length effects. 
From the above impulse responses, it is observed that by 
increasing the word length used in representing the filter variables, 
the maximum amplitudes of the resultant limit cycles have accorditigly 
descreased. In fact, such a result has been predicted by the analysis 
in section 6.8 in chapter six where the proposed generalized 
quantization noise model was used to analyze limit cycles implemented 
by the proposed CBFCS approach. Hence, the results in this and the 
previous sections have further confirmed the validity of the proposed 
noise model and in the next section we shall further analyze the above 
results on limit cycles. Nevertheless, to conclude this section, we 
shall now comment on the simulated impulse responses of bandpass 
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Figures 8.2.19,8.2.2U and 8.2.21 show 1, he simulated impulse 
responses of bandpass filters A, B and C using an infinite word 
length. A comparison shows that the ringing in the infinite word 
length impulse response of bandpass filter C shown in figure 8.2.21 
is fractionally shorter and also smaller in amplitude. This has been 
mentioned before to lie due to the fact that the transition sample IV n 
of bandpass-filter C is non-optimum. in the sense that the frequency 
response of the filter exhibits a less sharp cutoff characteristic 
than those of filters A and B. 
Except for the slight ringing effects, it is further ol)served 
that there is an anti-symmetry associated in the above infinite word 
length impulse responses. It has been proved in reference (10) that 
a filter with an anti-symmetric impulse response will exhibit a 
piecewise linear phase response. Hence, the above ringing effects 
are seen to slightly distort the otherwise piecewise linear phase 
characteristics of the bandpass filters A, 11 and C designed by the 
proposed design technique discussed in chapter three previously 
(which has been pointed out to be a linear-phase approximation 
technique). The above anti-symmetry is also observed in figures 
8.2.5,8.2.10,8.2.15,8.2.16,8.2.17 and 8.2.18 respectively. In 
these instances, the above anti-symmetry iri these impulse responses 
has been spoilt by the resultant limit cycles due to finite wcord 
length effects. 
In general, the above ringing effect can be suppressed by 
introducing a wider transition band(s) which implies a more gradual 
cutoff in the frequency response and a more linear phase response. 
Depending on the particular application, a designer can always make 
judicious comprises to suit the circumstances. Nevertheless, the 
high degree of phase-linearity coupled with reasonably sharp cutoff 
characteristics of filters designed by the proposed design technique 
will be shown in the latter part of the present chapter. 
8.2.3 LIMIT CYCLE Alý, ALYSIS: 
In this section, we shall analyze the above 
results on limit cycles with respect to the bounds derived in section 
6.8 in chapter six previously. Although equation (6.8.15) provides 
an absolute bound on the peak value of arty limit cycle with period L 
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of a basic second-order section impleriented by the proposed CBFCS 
algorithm, in general, the limit cycle periods for different initial 
conditions cannot be determined except by exact simulation. Thus, 
for design purposes, equation (6.8.16) then gives a bound which is 
independent on L, and can be written as follows: 
hk k; o 
where in the limit L approaches infinity, equations (6.8.15) and 
(6.8.16) become identical as shown in equation (6.8.17). In the 
following we shall apply equation (6.8.16) to the experimental results 
in the previous section. Since the individual second-order elemental 
filters of bandpass filters A, B and C, have complex poles, the 
summation of equation (6.8.16) cannot be put in closed form in general 
and the least upper bound on the absolute value of yn' in equation 
(6.8.15) is given by 
7 wtT) Yn' I'k 2k019 in &), T -a in 
('K+ 
(8.2.5) 
where the general form of the above elemental filters is Caiven 
by 
equation (6.4.1) with an expression for their impulse responses 
given by equation (DIU) in appendix B. TTseful estimates which 










yn' 1: ý 2-M. h 2-11. ký 
( k+ 
R) 2 kok =o 2 
(8.2-7) 
for a general second-order elemental filter resonating at cj,,. 
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From the approximation made in equation (6.8.16) and the further 
approximations made in the above estimates, equations (8.2.6) and 
(8.2-7) may therefore represent pessimistic upper bounds on the 
absolute value of y, in equation (6.8.15), where the symbol y' has nn 
the usual interpretation as given in section 6.8 in chapter si x. A 
tighter upper bound titan equation (8.2.6) can be given as below: 
I Yn' I -< 
2-M (8.2.8) 
O-n 2 )j 1 -(2Rcosu),, T )2 171 t 
which differs from equation (8.2-7) by a factor of (1+R). 
Evaluating equation (8.2.6) for the elemental filters of 
bandpass filter A, we find that the above bound varies from four to 
twenty-one times as large as the exact maximum amplitudes of tile 
limit cycles of the individual elemental filters. On the other harid, 
evaluating equation (8.21.8) for the elemental filters of bandpass 
filter A, it is found that the above bound varies from two to tell 
times as large as the exact maximum amplitudes of the limit cycles 
of the respective elemental filters. Pinafly, the bound given by 
equation (8.2-7) is overly pessimistic. 
Evaluating equation (8.2.6) for the elemental filters of 
bandpass filter 11, we find that the above bound varies from four to 
ten times as large as tile exact maximum amplitudes of the Jimit cycles 
of the respective elemental filters. Oil the other hand, evaluating 
eqnation (8.2.8) for the same set of elemental filters, it is found 
that the above bound varies from two to five times as large as tile 
exact maximum anplitudes of the limit cycles of the respective 
elemental filters. Again, the bound given by equation (8.2-7) is 
overly pessimistic. 
Finally, evaluating equations (8.2.6), (8.2-7), (8.2.8) for the 
elemental filters of bandpass filter C, the same results as in the 
case of bandpass filter 1; have been obtained. This is as expected 
since both bandpass filters B and C were realized with the same 
hardware configuration (a) shown in figure 8.1.2. Furthermore, tile 
limit cycle analysis for the limit cycles of the bandpass filters A 
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B and C discussed in the previous sections are obvious from the 
results obtained above from the analyses of the respective elemental 
f ilters. 
8.2.4 FURTHER EXPERIMENTAL IMPULSE RESPONSES: 
In this section we 
present further experimental impulse responses obtained with the 
demonstration processor. Consider the following design with desired 
specifications: 
(a) A bandpass filter with a nominal bandwidth of 10011z. 
(b) Centre frequency at Mliz, i. e. percentage bandwidth is 0.01%. 
(c) Passband ripple less than 0.2dB. 
(d) The transition bands on both sides of the passband should be 
as narrow as possible, that is, a steep transition skirt. 
In order to meet the above specifications, an eighth-order 
filter was used, with two passband poles and a pair of transition 
poles, one on each side of the passband. Furthermore, this 4-pole 
bandpass filter was realized with four second-order elemental filters 
centred at 99995011z, 99997511z, 1000025Hz and 1000050Hz respectively 
to give a nominal bandwidth of 10011z. Thus, the passband poles are 
seperated by 5OHz in frequency while the transition poles are each 
seperated from its nearest passband pole by 25IIz in frequency. This 
then give the value of b in equation (8.1.1) to be 50ff radians. Wi th 
this value of b, the value of a in equation (8.1.1) was further 
chosen to be 5077 radians for large out-of-band rejection and steel) 
transition. Hence, the 3dB bandwidth of individual elemental fiJters 
is giv en to be 5011z by equation (3-7.1), and the percentage bandwidth 
of an elemental filter is therefore 6.005%. Furthermore, for such 
a percentage bandwidth of art elpmental filter and the desired 
specification given in (b) above, a sampling frequency as low as 
three tittes the centre frequency, i. e. 3MITz, was found to be adequate, 
without introducing any significant frequency aliasing effects. (This 
gives the ratio BT as 1: 60000 which indicates that any aliasing effect 
present will be negligible). 
The resultant transfer function wits then optimized according to 
the optimization procedure discussed in section 3.2.6 to yield the 
steepest transition skirt possible. The theoretical magnitude of the 
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passband ripple before optimization is given by equation (3.2.21) 
as U-38 dB approximately. However, after optimzation, the value was 
found to be 0,13dB approximately. The value of the optimized W ri was 
found to be 0.46. Substituting these values into equation (8.1.1), 
the resultant transfer function 11(z) is written as: 
11(z) 0.46(1 +0.4998831327z- 
1) 
+0-991976 2654z -1 +0.9998952857z -2 
(I +0.4999284777z- 
I) 













I +1.000129005z +0.9998952857 z -1 
which was finally quantized as described in section 6.4.2 to give 
HQ (z) with coefficients represented to 16-bit accuracy including sign. 
The quantized transfer function is therefore written as: 
(Z) 0.453125(l +0.49987793OIz- 
I 







1 +I. UUU03051757815z -1 +0.9gQ9084943z 
0.4531250 +0.50006103515625z- 
I) 
1 +1.0001220701-125z-l +O. qqg9O84q43z -2 
. (8.2.10) 
wbere H, )(z) was realized in configuration 
(b) shown in figure 
I 8.1.121 with the value of V., 
n re-optimized and quantized to 0.453125. 
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Figures 8.2.22 to 8.2.26 show the experimental impulse 
responses of the four second-order elemental filters and that of 
that of the resix1tant eighth-order bandpass filter centred at IM11z. 
The value of the unit impulse input was 0.1111111=0.9921875, while 
the respective contents of the CBFCS memories for the four second- 
order elemental filters are shown in tables C13 to C16 in appendix 
C. Due to finite word length effects, the responses of the four 
second-order elemental filters shown in figures 8.2.22 to 8.2.25 
are seen to be constant-amplitude oscillations. These oscillations 
can be regarded as large-amplitude limit cycles of period three. 
Had there been no finite word length effects, one would expect the 
impulse responses of the four elemental filters to (lie down to zero 
value with the envelope of a decaying sinusoid. Although no 
overflows occur, the above experimental impulse responses no longer 
resemble the ideal (infinite accuracy) responses). Furthermore, the 
above oscillations are seen to be approximately sinusoidal in nature. 
Figure 8.2.26 shows the highly distorted impulse response of the. 
IM11z bandpass filter with a word length of eight bits including sign 
to represent its filter variables. The amplitude of the constant- 
amplitude oscillation shown in figure 8.2.26 is less than 0.0004 in 
peak value such that the resultant signal energy that passes through 
the above bandpass filter is minimal. In fact, this impulse response 
indicates that the above 11111z bandpass filter, implemented with a 
word length of eight bits including sign, hardly represents a filter 
at all. 
Hence, in view of the above, it is concluded that a word length 
of eight bits including sign is not sufficient to implentent t1te 
above eighth-order bandpass filter centred at 11111z. The simnlated 
impulse response of the above bandpass filter using infinite accuracy 
will be shown in the next section. 
8.2.5 SIMULATED IMIULSE RM, ONSE PERTINENT TO SECTION 8.2.4: 
Simulations have been carried out for the above bandpass filter 
ceritred at VMz, usi rig the si Pitt Ia ti (in mo (I eI shown irk f igure 8.1 . 
4. 
Results show that a word length of over sixteen bits Ims to be used 
to realize a usable filter represented by equation 8.2.10 with limit 
cycles whose amplitudes arp tolerable. Furthermore, figure 8.2.27 
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shows the simulated impulse response of the above eighth-order 
bandpass filter centred at Mlz with optimized transition sample "n 
quantized to a value of 0.453125 and filter variabLes represented 
with infinite precision. Thus, the signals within the filter have 
a much larger dynamic range. Due to the fact that the bandwidth of 
this bandpass filter is very narrow, the rise time of the impulse 
response is extremely long. For instance, as shown in figure 8.2.27, 
the impulse response hn of the above bandpass filter rises to its 
maximum value at approximately the 30000th sample. Such a long build 
up is well expected from the inverse proportionality of the rise time 
of a system to its bandwidth. That is, the narrower the bandwidth, 
the longer is the rise time. Such an observation above is further 
substantiated by figures 8.2.19 to 8.2.21 where it has been noticed 
that the impulse responses shown there are of much shorter durations. 
It is further noticed froin figure 8.2.27 that the impulse 
response hn of this MHz bandpass filter also exhibits a ringing 
effect at approximately the 5()OOOth sample which builds up to its 
maximum value at approximately the 70OUOth sample. This haA been 
explained before to be due to the steep transition of the skirt of 
the frequency response of the MHz bandpass filter. Moreover, an 
anti-symmetry about this impulse response hn is also observed. This, 
as explained before, indicates that, except for the ringing effect, 
the above 1M11z bandpass filter exhibits a piecewise-linear phase 
response. Of course, exact phase linearity is not achieved due to 
the presence of the above ringing effect. 
8.2.6 EXPERIMENTAL RESULTS PEILTINFNT TO THE APPLICATION OF THE 
PROPOSED "SELECTIVE ROUNDING SCHEME": 
The proposed "Selective 
Rounding Scheme" was discussed in section 6.8 in chapter six and its 
hardware implementation was discussed in section 7.14 in chapter 
seven. In this section, we shall present some results relating to 
the above scheme. Consider a second-order elemental filter centred 
at 100010011z, with the following transfer function: 
2 27 
1 0.900024414 +0.4750976566. (8.9-11) il Q1 
+O. 950256348z +U. (3022210798z- 
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Figure 8.2.28 shows the experimental impulse response It n 
of 
HQ (z) in equation (8,21.11) above. The input impulse had a magnitude 
of 0.96875 while the C111, "CS memory used is shown in table C17 in 
appendix C. The impulse response dies down to a limit cycle of 
period three. Piglure 8.2.29 shows the experimental impulse response 
of HQ (z) under the same input conditions but with the ordinary two's 
complement up-rounding unit RU of the demonstration processor being 
replaced by the "Selective Rounding Unit" (SRU) as described in 
section 7.14. 'Prom fitirure 8.2.2)9, it is noticed that the limit 
cycle behaviour of HQ (z) is completely eliminated under the use of 
the proposed "Selective Rounding Scheme". 
Tn the application of the above "Selective Rounding Scheme", 
in addition to injecting random rounding noise, certain output states 
of the demonstration processor are selectively forbidden, and hence 
the name of the proposed scheme. As described in section 7.14, the 
"Selective Rounding Unit" (SIRT) can add or subtract random noise, 
according to a selective rounding function (SILF), to the rounding 
operations of the demonstration processor. The selective rounding 
function (SRF) for the above second-order elemental filter is given 
by equation (7-14-5) in section 7.14. Owing to the use of this 
selective rounding function (SHF), a raridom error sequence whose 
elements are members of the random error set: 
{(2-7+2 -8) 
, -2- 
81 2- 81 
results. This is then the random roundoff error set of the proposed 
"Selective Rounding Scheme" for the above second-order elemental 
filter which exhibits a limit cycle behaviour when ordinary two's 
complement up-rounding is used. To complete the above "Selective 
Rounding Scheme", the output state of the (lemon stration 
processor was also forbidden for the above second-order elemental 
filter. In so doing, the output of the demonstration processor was 
repeatedly set to (0.0000000) whenever the output state 
appeared. This then successfully broke up the small-amplitude noise 
like output due to the application of the above random rounding 
process in such a way that the experimental impulse response shown 
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However, as mentioned in section 6.8, the use of the above 
"Selective Rounding Scheme" would introduce more quantization error 
in the filtering process, as can be observed in the latter part of 
the impulse response hn shown in figure 8.2.29 which is somewhat 
prolonged due to the nork-linearity introdticed by the set of random 
roundoff errors. lit general, such a scheme shotild be avoided in 
systems where idle channel noise is not of signifiCUnce. On the 
ot, her hand, in systems where idle channel noise has to be kept to a 
minimum, the above scheme would be applicable. 
So far, we have discussed the choice between the realization 
configurations shown in figure 8.1.2. Experimental impulse responses 
and simulated impulse responses of several filters have all been 
presented and discussed. In addition, the limit cycle behaviotirs 
of these filters have been analyzed using the generalized noise 
model discussed in chapter six. Furthermore, tile lisp of the proposed 
""elective Rounding Scheme" to eliminate limit cycle behaviours of 
filters implemented by the proposed CDFCS apj)roach has also been 
discussed, while experimental results have further verified the 
proposed scheme. lit the next section, we shall present the frequency 
responses of some filters (hoth experimental and simulated) designed 
by the proposed design technique discussed in chapter three. 
8.3 FREQUENCY DOMAlN RESPONSES: 
In this section, the experimental 
frequency response of bandpass filter A, centred at 1201(z, w1liose 
experimental impulse response was shown in figure S-2.5 in section 
8.2, is first presented. Simulated frequency response of the same 
bandpass filter is thert given for comparison and analysis purposes. 
An analysis of the finite word length effects on tfie above 
experimental frequency responsesis then given, based on the proposed 
generalized quantization noise model discussed in chapter six. 
Finally, further simulation results are presented for the 0111z design 
in section 8.02.4, since experimental results were not obtairted due 
to the limited word length of the demonstration processor and the 
limitation in speed of its bipolar anal ogue-to-d igi tal converter (A/D) 
as exi, lained in section 7.15 in chapter seven. Additional comments 
and relevant conclusions are given wherever appropriate. 
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8.3.1 EXPEIMUNTAL FREQUENCY RESPONSES OF A BANDPASS FILTER AIND 
ITS CONSTITUENT ELEMENTAL FILTERS: 
In this section, the 
experimental frequency responses and phase responses of the 
previously designed bandpass filter A and its constituent elemental 
filters are presented. Bandpass filter A was chosen because of the 
fact that configuration (b) shown in figure 8.1.2 was shown to be 
the best realization scheme as far as finite word length effects 
were concerned. 
In obtaining the above mentioned experimental frequency 
responses, the input signal xn and the quantized transfer function 
HQ (z) of bandpass filter A were scaled to prevent overflow due to 
the gains of the individual elemental filters. The scaling of 11 Q 
(z) 
of bandpass filter A, represented by equation (8.2.2), was done by 
scaling the transfer functions of the individual elemental filters. 
(Due to this scaling, the corresponding contents of the CBFCS memories 
shown in tables C1 to (A were accordingly altered). Figures 8.3.1 to 
8.3.5 show the experimental frequency and phase responses of the above 
bandpass filter A and its constituent elemental filters. 
Pigure 8.3.1 shows the frequency and phase responses of the 
second-order lower transition elemental filter in the lower transition 
band with the optimized transition sample Wn quantized to a value of 
0.5 as discussed in the previous section ( see equation (8.2.2) in 
section Since the above elemental filter, 11 
T (z), is basicully 
a resonator, its frequency response exhibit a resonance at its 
resonance frequency 11511z. This follows from the analysis shown in 
appendix B. Owing to the transition snml)le V1 n_ýO-5, 
the peak gain of 
11 T(z) is observed from figure B-3.1 to be -6dB approximately. The 
nominal 3dB bandwidth of TTT(z) is seen to be approximately 511z. The 
phase response of HT (z) is approximately linear within the passbartil 
T 
of 111(z). 
Pigure B-3.2 shows the frequency and phase responses of the 
second-order first passband elemental filter H 
1) (z) in the passband. 
Since transition poles are seperated each from its nearest passband 
pole by 2.5Hz in the design, the resonance frequency of 11"(z) it; 
117.511z. The nominal 3dB bandwidth of 111)(z) is seen to be 1511z 1 
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approximately. The phase resi, ortse of 111"(z) is nj, j; roxiniat, eiy linear 1 
within the passband of Ill-'(z). Figure 8.3.1 shows the frequency arid 
phase resi, ortses of lite secoDd second-order passband elemental filter 
111j(z) in the passband. The resonance frequency of TIP(z) is 122.511z, 22 
and, in fact, it is noticed that the frequency responses of the two 
passband elemental filters 11 
P (z) and 11 
P (z) overlap on each other at 12 
their 3dB points. As in the case of the first passband elemental 
filter E (z), the nominal 3dB bandwidth of 11 
(z) is seen to be 511z 
P2 
approximately. The phase resportse of H (z) is approximately linear 
within the passband of 11 
P (z). 
2 
Figure 8.1.4 shows the frequency and phase responses (of the 
second-order upper transition elemental filter in the upper transition 
band with the optimized transition sample Wn quantized to a value of 
0-5 as discussed in the previous section (see equation 
(8.2.2) in 
section 8.2.1). The resonance frequency of the above elemental filter 
ii 
T (z) is at 12511z. Owing to the transition sample W the peak 
un 
'S 0-5, 
gain of It 
u 
(z) is observed from 8.3.4 to be -6dB approximately. Th e 
nominal 3dB bandwidth of 11 
Tz is seen to be approximatelY 511z. The 
phase response of 11 
T (Z) is 
It 




As previously described and discussed, the above four elemental 
filters are "phase-modified" (see section 3.2.2) in such a way that 
their responses add up to that as shown in figure 8.3-5. As shown 
in figure 8.3-5, the frequency response of the bandpass filter A, 
centred at 12011z, with a word length of eight bits including sign 
for the filter variables, has a 3dB bandwidth of approximately 1011z. 
In the next section, it will be shown that the frequency responses 
shown in this section in figures 8.3.1 to 8.3.5 vary from the ideal 
responses with infinite accuracy. The discrepancies are due to the 
effects of finite word lengths. In section 8.3-3, the errors due 
to the use of finite word lengths will be analyzed with the proposed 
generalized quantization model discussed in section 6.6 in chapter 
six. Finally, it is noticed from figure 8.3.5 that the phase response 
of bandpass filter A resembles a piece-wise linear characteristic, 
except at the bandedges where non-l ineari ties are obvious and mainly 





















P10: 8.3.1 FREQUENCY AND PHASE RLSI-ONSES OF LOVER 
TILAINSITION ELEMLNTAL FILTLIt 11 z) 1%'n " 0.9 
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FIG: 8.3.2 FRE4IJENCY AND PIIASL RESVONSEIS) OF TIIE FLLST 
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8 B1TS INCLUDING S'EiN). 
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FIG: 8.3.3 FILE(JIUNCY AND 1111ASE ILESIONSI'S OF TIT 
"PAND PASESBAND ELEMENTAL Fivruý ii, )(z) 
(WORDLENGUI: 8 BITS INCLUDING 'SIGN). 
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PIG: 8.3.4 FLEQULNCY AND 1111ASE UESLONSES 01' TIPPER 
TRANSITION ELDIENTAL FILTER HTW, w 0.9 
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it will be seen that the ideal phase response of bandpass filter A, 
using infinite word lengths for its filter variables, exhibits a 
high degree of piecewise littearity as expected froint an examination 
of its impulse response, using infinite word lengths for its filter 
variables, shown in figure 8.2.1-9 and discussed in section 8.2.2. 
The distortion of the phase response as shown in figure 8.3.5 above 
is also exi, ected from Fitt examination of the impulse response of 
bandpass filter A, using eight bits including sign for its filter 
variables, shown in figure 8.2.5. 
8.3.2 SIMVIATLD FREQUaCY RESPONSES PEILTINENT TO SECTION 8-3-1: 
In this section, we present the simulated frequency responses 
of bandpass filter A and its constituent elemental filters based oil 
the simulation model shown in figure 8.1.4. Figures 8.3.6 to 8.75.10 
shown the ideal. frequency responses of bandpass filter A and its 
constituent elemental filters simulated using infinite word lengths 
for the filter variables. In the following, comparisons are made 
between the above mentioned ideal frequency responses and those shown 
in the last section (with a wordlength of eight bits including sign) 
to illustrate the effects of finite word lengths. 
Figure 8.3.6 shows the ideal frequency response of the lower 
transition elemental filter li 
T (z) of bandpass filter A. A comparison 
between figures 8.3.1 and 8.1.6 shows that the frequency response 
of 11 
T (z) with a word length of eight bits including sign differ from 
that with an infinite word length in their respective out-of-band 
rejections achieved. For instance, at 9011z, the out-of-band rejection 
T 
of 111(z) as shown in figure 8.3.6 is approximately -26.6dB while that 
shown in figure 8.75.1 is only approximately -221.50. This distortion 
in the frequency response with a wordlength of eight bits including 
sign, is due to the effects of finite word lengths discussed in 
chapter six. This will be further discussed in the analysis of finite 
word length effects on the frequency response of bandpass filter A, 
with a word length of eight bits including sign, in the next section . 
Figure 8.3.7 shows the ideal frequency response of the first 
passband elemental filter Il 
p (z) of bandpass filter A. A comparison 
between figures 8.3.2 and 8-3.7 shows a similar distortion in frequency 
response in terms of achievable out-of-band rejection. For instance, 
171 
at 9011z, the out-of-band rejection of the ideal frequency response 
of 11 
P (z) is approximately -21.5dB while the achievable out-of-band 1 
rejection in that shown in figure 8.3.2 is only approximately -IqdB. 
Again, this is due to finite word length effects, and will be further tý 
discussed in the analysis given in the next section. 
Figure 8.3.8 shows the ideal frequency response of the second 
passband elemental filter 11 
P (z) of bandpass filter A. A comparison 2 
between figure 8.3.3 and figure 8.1.8 shows the discrepancies in 
achievable out-of-band rejections due to finite word length effects. 
For instance, at W11z, the out-of-band rejection in figure 8.1.8 is 
approximately -23dB while that shown in figure 8.3.3 is only 
approximately -21.5dB. This will be further discussed in the next 
section. 
Figure 8.3-1) shows the ideal frequency response of the ui-per 
transition elemental filter 11 
T (z) of bandpass filter A. A comparison 
between figures 8.3.4 and 8.3.9 shows the discrepancies in achievable 
out-of-band rejections due to finite word length effect. s. For instance, 
at C)OIIz, the out-of-barid rejection shown in figure 8.3. () is around 
-30dB while that shown in figure 8.3.4 is around -26dD only. This 
will be discussed in the next section. 
Figure 8.3-10 shows the ideal frequency response of the above 
bandpass filter A. A comparison between figures 8.3.5 and 8.3.10 
shows a more profound discrepancy in the two frequency responses 
shown, in terms of out-of-band rejections achievable. For instance, 
at 10011z, the out-of-band rejection shown in figure 8.3.10 is arolind 
-52dB, however, that showit in figure 8.3.5 is only approximately 
-3JdB only. Hence, a larger distortion real. ilts in the eigorlit-order el 
bandpass filter A, with a word length of eight bits including siorn, 
than its constituent second-order elemental filters. This is 
expected, as discussed in chapter six, since the output error due to 
finite word length effects is larger for a higher-order filter than 
a lower-order filter. This will be further illustrated in the next 
section. Figure 8.3-11 shows the approximately piecewise linear 
phase response of the desired 11 q 
(z) with infinite precision for its 
filter variables. As discussed in section 8.2.2, except for the 
ringing, the impulse response It n 
of bandpass filter A with infinite 
word lengths for its filter variables shown in figure 8.2.1() exhibits 
I 
201. og 













FIG: 8.3.6 FREQUENCY RESPONSE OF LOWER TRANSITION ELEMENTAL 
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FIG: 8.3.9 FILEQUENCY RESPONSE OF UPITIL TIANSITION ELEMENTAL 
FILTER 11 T (z), Wl = 0. ') (W(T. DLENGTH: INFINITE) 
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FIG: 8.3-11 PHASE RESPONSL OF A IJXNDPASS FILTIAL GENTILLD 
AT 12uliz. (WORDII]NGTH: INFINITE). 
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an anti-symmeLry which indicates a piecewise linear phase response. 
In general, there will be a high degree of piecewise phase linearity 
in the passband, except at the bandedges, for filters designed by 
the proposed design technique discussed in chapter three. The non- 
lineajities at the loaridedges are due to the optimzation of tbe 
transition poles which are seperated from the 1)assband poles at a 
closer frequency interval than that between passband poles. In fact, 
it is seen from figmt-e 8.3.11 that if the passband is divided inCo 
two sections, from 11511z to 120ITz and from 19-01[z to 125Uz, the phase 
resi, onse within these regions is approximately linear; hence the 
name piecewise linear. In the next section, we shall analyze the 
finite word length effects ori the fre(jitency response of the above 
bandpass filter A. 
'IIA.. 8-3.3 VNALYSIq OF FINITE 1--'OlLD LINGT11 EFFECTS PEUINENT To ISMAIM 
8.1.1: 
Filters implemented by tli'e proposed CBFCS approach discussed 
in chapter five have been thoroughly nnalyzed with regrards to the 
effects of finite word lengths, using the proposed generalized 
quantization noise model discussed in chapter six. III this section, 
we shall use the retaitIts obtained in chapter six for the noise 
analysis of bandpass filter A. 
In section 6.6, it is seen from figure 6.6.1 that the oivtpitt 
roundof f error due to product quantization only passep through the 
poles of the second-order section. This tins also been experimentally 
verified in section 8.2.1 by the fact that the maximum nmplitudes of 
the limit cycles of the transition elemental filters of bandpass 
filter 
.1 are less than those of bandpass filter 11. 
(In cotifigiiration 
(a) shown in fignire 8.1.2, the output error (lite to product 
quantization is not Scaled by the transition sample Wn=0.7) since it 
does not pass through the zeros of the transition elemental filiers. ) 
Since bandpass filter 
.1 
has been realized in the parallel form, 
that is, by loarallelling the four constitilent elemental filiers, then 
by equation (6.6.21), the output noise variance of bandpass filter .1 
is given by: 4 
V(e Z V(e P, n i=1 n, i 
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where V(e 11, i) 
is the variance of tile ith elemental filter, and cart 
be found by applying e(litation (6.6.15) while taking into account, 
the scaling effects of the transition sample "n=() - 5. F"tirthermore, 
in equation (8.3-1) above, tile surimation of the individual output 
noise variances has been performed iinder the implicit assumption. that 
these output errors are mutually independent of each other, tbat is, 
uncorrelated. Since the value of V' nm 
0.5, the extra error due to 
output scaling cart be neglected by retaining art extra bit in the 
summation of the outputs of the foiir elemental filters of bnndpass 
filter A shown in figure 8.1.2(a). Tn addition, it was mentioned in 
section 8.1.1 that the transfer functions of the elemental filters of 
bandpass filter A had been scaled to prevent signal overflows. 
Prom equation (6.6.15), the outinit error variance of TIT(z) is I 
given by: 




3 -57 ýJ= 1-z 











z) is the pole expression of IIT(z) , an, t1l e v, 111, es of II 
and N in eqtiation (0.6.15) are 8 and 16 respectively. Fvn IUati TV IT, 
the integrals in eqnation (8.1.2) by Cauchy's Residue rheorem, we 
have 
2 -16 
[L+ 2 aT s20 V(e 












+ 1-2e-2a'r co s2(oj, -b) Tn 
(8.3.1) 
where S is a scaling factor for all elemental filterF;. 
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Since the elemental filters of bandpass filter -1 (and most 
filters designed by the proposed design technique discussed in 
chapter three) have poles closed to the unit circle, along which the 
aT integrals in equation (8.3.2) are evaluated, we can let e- = 1-0 
and ignore terms with quadratic and higher exponents in a. Thiis, we 
can rewrite equation (P. 3-3) as: 
-16 2 0-16 V(e 2s (w )2+ (1-2-30 2 
n, l 3 OF n34 ers in 
2( (cqp -b) T) 
n 
Inspection of the above equation shows that the roundoff noise, 
which passes through the poles only, is proportional to the resonance 
angle (C, ),, -b)T, while tile total output noise variance V(e rl 1) 
is 
proportional to the distance of the poles of 11 
T (z) frora the unit 1 
circle. These comments also apply to the rest of the elemental filterp 
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Evaluating equations (8-3.4) to 03-1-7) we have the output 
error of It 
T (z) being equal to -41.18(IB approximately, the output error 
1) 1 
of It Iz being equal to -35.32(IB approximately, the output error of 
IlP(z) being equal to -37). 64dB approximately and, finally, the output 2T 
error of I (z) being equal to -41.8dB approximately. These are thus u 
the respective root-mean-square noise outputs which contaminate the 
frequency responses of the above four elemental filters as shown in 
the last section in figures 8.3.1 to 8.1.4 which were coinpared with 
the ideal frequency responses shown in fifrures 8.1.6 to R. I. (). 
Finally, by equation (8.1.1), and siibQtitiitini! the above vaNes 
of the noise variances in equations (R-3-4) to (8.1-7), we have the 
root-mean-square noise output of the eighth-order bandpass filter A 
being, equal to -31.13MB approximately. This, therefore, explains the 
discrepancy between the freq, iteTicy responses of bandpass filter A 
implemented with Pig qitrn and infiTtife accuracy , lit bits incInding 
respectively shown in figures 8.3.5 and 8.1.10 in the last, seelion. 
As mentioned above, the roundoff quantization noise of bandpass filter 
A passes through the Poles of its constituent elemental filters only, 
so that it is proportional to the sampling frequency as can be seen 
from equations (8.15.4) to (8-3-7). Tn the design of hnndpass filter 
At the sampling frequency was choRen to be ten times the centre 
frequency of the passbntid of bandpass filter k so that the sities of 
the resonance angles of the respective elemental filters have valties 
less than unity as can be seen from equations (8.1.4) to (8.1.7). Th i 
implies that the output noise due to product roundoff of bandpuss 
filter A can be decreased by a corresponding decrease in the Slitnj)'Ling 
frequency. Nevertheless, the above results obtained so far have 
further verified the proposed generali7ed quantization noise model 
discussed in chapter six for the error analysis of filters implemented 
by the proposed rBFCS algoritlim discussed in chapter five. 
8.3.4 SIMUI, A, rLLI FRVJIIýICY RESPONSES CIF A 111(ill-FREQUENCY TUNI)PAS'S. 
FILTER: 
In this section, we present simulation results for the 
PlIft bandpass design in section 8.2.4. As explained in section 8.2.4 
and section 8.2.5, the above design would reylire a word length of 
1B2 
well over 16-bit accuracy for its implementation with it tolerable 
limit cycle behaviour. Furthermore, analogue-to-digital conversions 
at the rate of the chosen samoling frequency of 31171z was not, possible 
with the bipolar anal ogue-to-d igi tal converter 
(A/D) used, its 
explained irt section 7.15 in chapter seven previously. 
(In addition, 
analogne-to-digital conversions in tile video region is far more costly 
than anal ogue-to-d igital conversions in the audio frequency range). 
In section 8.2.5, the simulated impulse response of a P111z 
bandpass filter was discussed. Equation (8.2. Q) in section 8.2.4 
represents the unquitntized transfer fxinction IT(z) which wits then 
quantized to RQ (z) in equation (8.2.10), with 16-bit accuracy 
including sign to represent its coefficients. Pigure P. 3.12 shows 
the frequency responses of TT(z) for a few values of the transition 
sample 11 n. 
Is mentioned in section 8.2_4, the opiiinized valne of 1; 
for the steepest transition skirt is 0.46, which is shown in figilre 
8.3.12a. It is seen from figurps 8.1.121) and tlint a further 
increase in the vaDie of V 
ri 
would bring about a larger out-of-band 
rejection. This, on the otlier hand, woitld cause an increased, or 
witler transition band. Pence, in general, there is a trndeoff between 
the amount of oxit-of-1)and rejection -and the width of the transition 
bands on both sides of the passband (and hence, the steepness of the 
transition skirt). Furthermore, the value of tile in-band ripple 
ranges from approximately 0.13(111 wlieri Wn =0.46 to 0.2)(171 viien. 1; 11 --0.4Q. 
This tlien, clestrly shows the effect of optimization oil the in-band 
ripple magaitude. 
10 
(Z) which is Figure 8. -: ). 13 shows the freipiency response of It 
seen to be approximating fitrure 8.1.12a. closely. The effeet of 
coefficient quantization has changed the value of Mie radium (if tile 
poles of the elemental filters of the above bandpitsFk filter from 
0. ()()9Q476 to 0. ()9995411"). Pence, in general, the poles of a diffital 
filter are being r-rioved towards the unit circle due to coefficient 
quantization. Also, in the process of quantizintr IT(z) to, IT (Z), tile 
value of Vn has been changed tn 0.! 153121 instead. Figure 8.1.14 
shows the phase response of If Q 
(z) which is seen to exhibit a fiigh 
degree of piecewise phitse linearity within the passband. The non- 
linearity at the bandedges is due to the optimization of the transition 
poles. Such observed characteristics are well expected from the 
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simulated impulse resporise of It Q 
(z) shown in section 9.2.5 which 
exhibits an anti-symmetry, except for a small amount of ringing, the 
effect of which is to slightly impair the phase linearity within Clip 
passband. In the above optimized frequency response of If ('ý 
(z) for 
the steepest transition skirt, it is further noticed that an out-of- 
band rejection of slightly over -5OdB has been achieved at 10OHz 
immediately outside the passband. (The resultant order of HQ Q) is 
eight, while higher-order filters can achieve more o"t-of-Wnd 
rejection for the same steepness of the transition skirt). 
Finally, to concInde this section, we consider the realization 
of HQ) via the zero-sharing configuration shown below: 
x r 




The zero-sharing property of the proposed demign technique lilts rs 






and P (z) are respectively the pole expressions of the elemental uT 
IT ( z) filters 11 (z), It' (z), H' (z) and The term (I-z-1) in t1te nbove 112 it 
diagram, actually represents the differentin] input signitl x n- x 11-1 
Figure 8.3-16 compares the frequency resl, onse of 11(z) and that of its 
zero-sharing equivalent transfer furiction TTO(z). It is corie'llidp(I 











FIG: 8.3.16 COMPARISON OF WE FIIEQ17ENCY ILESPONISE OF 11(z) 
ANII) THIT VP ITS ZERO-SMUNG EQUIVAIENT 11 1) (z). 
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response characteristics. (In obtaining the above simulated frequency 
responses of Qz) and UOQ) , both transfer functions have been 
normalized and the value of 1-1 has been chosen arbitrarily as 0.47). n 
8.4 CONCLUSION: 
In this chapter, we have presented experimental and 
simulation results of filters designed by the prol)osed design 
technique disciissed in chapter three. A satisfactory agreement 
between theory and practice tins been obtained. The feasibility or 
the above proposed design technique has also been studied in relation 
to the choice of word lengths. Purthernore, the experimental resiilts 
obtained so far have verified the proposed "Carry Brought Forward 
Compensation Scheme" (CBFCS) for the hardware implemental, ion of digital ell 
filters, since they agreed with exact simulation results using the 
same word length as that of the demonstration processor. The design 
of the above demonstration processor has also been proven by the same 
token. Finally, analyses of the above results obtained so far, have 
further verified the proposed generalized qiiarltizntion noise model. 
The proposed "Selective Hounding Scheme" has also been experimelitally 
verif ied. In the next chapter, we shn1l consider some sit-restionm 
for fimire research and applications of the proposed design techrlique 




SUGGESTIONS FOR FUTURE WORK AND APPLICATIONS 
9.1 SUGGESTIONS FOR FUTURE WORK: 
In this section, we suggest future 
work involving the improvement of the dynamic range of digital filters 
implemented by the proposed "Carry Brought Forward Compensation Scheme" 
(CBFCS), and an alternative implementation of a general second-order 
difference equation using the above algorithm described and discussed 
in chapter five previously. 
For the improvement of the dynamic range of a digital filter, 
the use of floating-point arithmetic will be appropriate. For 
instance, the dynamic range of the demonstration processor described 
in chapter seven would have been increased had floating-point 
arithmetic been used. So far, there has not been work done on the 
application of floating-point arithmetic in relation to the proposed 
"Carry Brought Forward Compensation Scheme" (CBFCS) algorithm in the 
hardware implementation of high-speed digital filters for realtime 
filtering. However, the application of floating-point arithmetic to 
modify the existing "Carry Brought Forward Compensation Scheme" (CBFCS) 
algorithm is relatively straightforward, and is, therefore, suggested 
here as a piece of useful future work. 
In realtime filtering, the use of small word lengths for the 
coefficients and variables in the internal arithmetic of digital 
filters is often desirable. For the same number of bits used in the 
internal arithmetic of a digital filter, floating-point arithmetic 
provides a substantially larger dynamic range as compared with fixed- 
point arithmetic. The large dynamic range provided by the use of 
floating-point arithmetic can, therefore, provide larger out-of-barld 
rejections for filters designed by the proposed design technique 
discussed in chapter three, using high-Q (high-gain) elemental filters 
to sample in frequency both in the passbands and transition bands. 
Moreover, as mentioned in section 6.8, limit cycle behaviours in 
digital filters employing floating-point arithmetic can often be 
ignored while overflow oscillations can also be ruled out in general. 
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We next suggest an alternative implementation of a general 
second-order difference equation by the proposed "Carry Brought Forward 
Compensation Scheme" (CBFCS) algorithm discussed in chapter five. 
Consider the transfer function 11(z) of a general second-order section 
represented by equation (5.2.1) which is repeated below as: 
Yn " aoox n +a,, x n-1 +a 2' x n-2 -b I* Yn-I -b 2* Yn-2 




oa i* z 
11(z) 
K-2 X(Z) 1+1: b z- 
which can be written as a cascade of two transfer functions It I 
(z) and 
H 2(z) as follows: 
Y(Z) 1 KM2 
-i 
x(z) 
'm KM2 .Za.. z 
41+ jý, 
bi. z-1, N., 
mo '1 
= 11 1(z) '112(z) (9.1.1) 
where 11 1 
(z) is seen to be a transfer function containing the poles 
of 11(z) only and 11 2(z) contains the zeros of 11(z) only. If we write 
W(Z) I 
Hl(z) --= K=2 X(Z) 1+ ill bi. z 
Y(Z) K-2 
2(z) ý -W( 0 'To Z) I- 
we obtain the pair of difference equations: 
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vn-xn -b Vv n-I -b 2* v n-2 
(9.1.4) 
Yn ma0wn +alov n-I +a 2* w n-2 
(9-1-5) 
which are of the second-order and can be similarly realized with the 
proposed "Carry Brought Forward Compensation Scheme" (CBFCS) algorithm 
using equations (5.2.10) to (5.2.15) in the serial-mode implementation 
as shown in figure 5.3.3 in chapter five. In particular, equation 
(9.1.4) can also be realized as shown in figure 5.4.5 since the filter 
coefficient for the variable x. n 
is unity. 
Since the number of variables in the above equations (Q. 1.4) and 
(9.1.5) are less than that of the general second-order difference 
equation as represented by equation (5.2.1), there is a corresponding 
reduction in the size of the CBFCS memory required to implement tile 
above equations. This is obvious from equation (5-3-1). In fact, 
there is nearly a three-fold saving in the CBFCS memory requirement. 
However, we hasten to add that because of the cascade implementation 
of equation (9.1.1), two "Adderless-Multiplierless Units" (AMIT's) as 
well as a proportional increase in other associated logic hardware 
are now required. On the other hand, if the signal being proceLised 
is not a wide-band one in comparison with the operational speed of a 
basic second-order section, the same set of hardware can then be 
multiplexed to implement the above cascade structure as shown in 
figures 5.4.1 and 5.4.2 as described in section 5.4 in chapter five. 
A notable feature of the above alternative implementation of 
equation (5.2.1) is the noise performance of the resultant cascade 
structure. Figure 6.6.1 in chapter six can be modified for equation 
(9.1.1) as shown in figure 9.1.1 where two output quantizers are now 
present. It is seen from figure 6.6.1 that the output noise only 
passes through the poles of the transfer function whereas, in figure 
9.1.1, the output noise of 11 1 
(z) also passes through and is filtered 
by the zeros H 2(z) of the transfer function H(z). Hence, it is seen 
that the output noise of the realization of the second-order 
difference equation (5.2.1) represented by figure 6.6.1 will be 
filtered by the poles of H(z) only while being accentuated by the 
effects of the poles. On the other hand, the output noise of the first 
section, H, (z), is accentuated by the effects of the poles of H(z), 
but also attenuated by the effects of the zeros, 112 (z) of the transfer 
function H(z). Moreover, since 11 2(z) is a non-recursive structure, 
the output noise of the second output quantizer is simply an additive 







FIG: 9.1.1 BLOCK DIAGIWI OF AN ALTERNATIVE IMPLEMENTATION OF A 
GENERAL SECOND-ORDER QUANTIZED DIGITAL FILTER BY 711B 
PROPOSED CBFCS ALGORITHM 
In the above diagram, x', V' and y' are respectively x, w nnnnn 
and yn contaminated with noise. The overall noise expression for 
the above configuration is: 
V(e 2 
-2M. I- 
n) 32I? j 
2 -2M -2(N-1) 
3 277i 
lzo 
2 -211 2(N-1) 
-T( 1-2- (9.1.6) 
where the first term is due to input quantization and the latter two 
terms are due to product quantization in implementing 11, (z) and 11 2(Z)' 
QUANTIZER QUANTIZER 
T)3 
To conclude this F; ection, it will be worthwhile to apply the 
configuration shown in figure 9.1.1 for an alternative implementation 
of bandpass filter .1 discussed 
in chapter eight. By equation (9.1.6), 
equations (8.3.4) to (8.3-7) are correspondingly modified tinder the 
configuration shown in figure 9.1.1 to become as follows: #ý MI 
2- 16 s2 (w f) 2- 16 -30)f2 )2 + 
2- 16 -30 V(e - 
d" 
+ (1-2 4ý 
(Wn 
-(1-2 
n, l I* 46 1,4a 3 
(n. 
2- 16 s2 2- 16 (1_2-30 S2 2- 
16 
-30 V(e + )T + -3 (1-2 n, 2) 3 *4a-r 3l 
(q. 1.8) 
2- 16 s2 2- 16 -30 S2 2- 
16 
-30 V(e 
n, 3) 3 *4a +3 
(1-2 +3 (1-2 
V(e = 
2- 16 ýý (W 
n) 
2+ 2- 16 (1-2-30 ) f! (Ilyl) 
2+ 2- 16 (1-2-30 
11,3) 3 '46- 3 46 3 
(n. I. 10) 
which are independent of the respective resonance angles, viz., 
(Ojp-b)T, (cqj), (oj,, T) and (A4+b)T of the fmir elemental filters of 
bandpass fiiter A in chapter eight. Hence, the total quantiv. ation 
error at the output of bandpass filter A implemented under the 
alternative configuration shown in figure 1). I. 1 will orly be 
dependent on the distance of the poles of its constituent elemental 
filters from the unit circle. As exi)lained in section 8.3-3. the 
total otitput error flue to (Inautization of bandpass filter 1, 
implemented with the alternative configuration shown in fi, 11,11re 0.1.1 
for its constituerit elemental. filters, has a variance equal to the 
sum of the variances g; iven in equations 0.1.7) to 0.1-10) above. 
Nevertheless, the choice of which configuration is to be empJoyed in 
a particular application also depends on the path of the -. 9i(rnal 
through the filter configuration, that is, its attenuation and 
amplification. 
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9.2 SUGGESTIONS FOR APPLICATIONS OF THE PROPOSED DESIGN TECHNIQUE 
FOR REALTIME DIGITAL FILTERS: 
Since the proposed design technique 
discussed and described in chapter three is particularly suitable 
for designing filter banks, because of the inherent pole-sharing and 
zero-sharing properties, we suggest here, in this section, a few 
possible applications of the above technique where a large number of 
channels or filters are required. 
In addition, it is worth painting out that since linenr phase 
approximation is feasible with the above technique, and that linear 
phase filters are important for applications where frequency 
dispersions are harmful, the above technique will then find useful 
applications in areas such as speech processing and data transmission 
etc. 
9.2.1 APPLICATION IN DIGITAL SPECTRUM ANALYSIS: 
Figure 9.2.1 below 
shows a typical digital spectrum analyzer. 
BANDPASS SQUAILE-LAW LOWPASS 
FILTER DEVICE FILTER 
BANDPAS! 31 SQUARE-LAW LOWPASS 








FILTER F- -1 DEVICE FILTER 
SPECTRUM 
FIG: 9.2.1 BLOCK DIAGRAM OF A TYPICAL 
DIGITAL SPECTRUM ANALYZER 
The energy of the input signal x no at a given spectral 
location, 
is measured by a bandpass filter in the first filter bank, tuned to 
1()5 
the proper frequency, followed by a square-law device and a lowpass 
filter in the second filter bank to smooth the resultant power 
measurement. These lowpass filters can be realized with equation 
(3.2.29) as described in chapter three. 
In general, the individual filters in the first bank of bandpass 
filters are contiguous such that some of the elemental filters used 
to implement them can be shared according to the inherent pole-8huring 
and zero-sharing properties of the proposed design technique as 
discussed in sections 3.3 and 3.4. In addition, section 3.6 expands 
on the possibility of realtime calculations of the required filter 
coefficients via an interpolation formula. Finally, section 3.9 
comments on some of the conventional schemes for the realization of 
the above filters. 
9.2.2 APPLICATION IN CHANNEL VOCODERS: 
The channel vocoder (voice coder) is an analysis-synthesis 
system based on our knowledge of the speech production and perception 
mechanism in man. Figure 9.2.2 shows a block diagram of a typical 
channel vocoder. The incoming speech xn is analyzed by a bank of 
bandpass filters that non-uniformly cover the frequency range of 
interest (generally 0 to 31d1z). The outputs of these bandpass filters 
are rectified and filtered by the bank of lowpass filters that 
followed. The outputs of these lowpass filters then more or less 
represent the spectral envelope of the speech signal. Parameters 
representing the nature of the excitation are obtained by the voiced- 
unvoiced detector that determines if the speech is voiced (i. e., the 
vocal cords are vibrating) or unvoiced. If the speech is voiced, a 
pitch extractor determines the fundamental frequency of vibration, P0 
The outputs of the bank of lowpass filters and the voiced- 
unvoiced and fundamental frequency signals are coded and transmitted 
over a channel to the receiver. Assuming error-free transmission, 
the job of the receiver is to reconstruct the speech, that is, to 
synthesize speech from the transmitted parameters. The excitation is 
created from either a pulse generator whose fundamental frequency is 
controlled by the F0 signal or a random noise generator. The voiced- 
unvoiced signal controls a switch to determine which source will 
31)6 
excite a bank of bandpass filters that are identical to those used 
in the analysis section. The lowpass spectrum envelope signals 
modulate the outputs of the bandpass filters to control the speech 
power in each of the frequency bands. The resultant synthetic speech 
is obtained by summing the modulated outputs of the bank of bandpass 
filters in the synthesis section. One of the goals of the channel 
vocoder is low bit-rate transmission of reasonable quality speech. 
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(SYNTHESIZER) 
FIG: 9.2.2 BLOCK DIAGRAM OF A TYPICAL CHANNEL VOCODER 
As in the last section, the bank of lowpass filters can be 
realized with equation (3.2.29). The banks of bandpass filters can 
be realized with the inherent pole-sharing and zero-sharing properties 
of the proposed design technique as explained previously. 
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9.2.3 APPLICATION IN FH-CW IUDAR SIGNAL PROCESSING: 
Figure 9.2.3 below shows a simplified block diagram of a 
frequency-modulated continuous-vave (FII-CW) radar. 



























FREQJTENCY IF 2 AMPLIFIER 
TO POST-DETECTION 
PROCESSING 
FIG: 9.2.3 A SIRPLIFTED BLOCK DIAGRAM OF A FREQUFNCY- 
MODULATED CONTINUOUS-WAVE (Fm-cw) rumn 
In the above FM-CW radar system, the bank of two hundred 
bandpass filters are used to filter the beat frequency fd due to the 
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beating of the transmitted and the return signals. When the bandwidth 
covered by the filter bank of bandpass filters is within the range of 
0 to 3kllz, the processing of the signal returns from possible targets 
can then be done in the audio range. This enhances the application 
of digital filtering since the arithmetic unit of the filtering unit 
can then be multiplexed to implement the filter bank. The signal fd 
is first demodulated and then translated in frequency from the first 
intermediate frequency IF 
1 
by the local oscillator and the mixer down 
to the second intermediate frequency IF 2 which is in the audio range. 
After lovpass filtering and audio amplification, the above signal 
is then converted into a digital signal via the analogue-to-digital 
converter and then fed into the bank of digital bandpass filters which 
can conveniently be designed via the proposed design technique in 
chapter three. An in the former applications, due to the pole-sharing 
and zero-sharing properties of the above proposed design technique, 
the resultant filter bank is both computationally efficient anti 
economical which are important in realtime filtering. Owing to the 
typically large number of signal returns per rotation of the antennae, 
some two hundred bandpass filters are often required to process these 
signal returns. These bandpass filters have equal bandwidth and are 
contiguous, centred at the frequencies of the possible signal returns. 
The outputs of these bandpass filters are often passed on to some 
post-detection processing for display or other decision-making 
purposes. An advantage of processing in the audio range is the 
relatively low cost in analogue-to-digital conversion. A disadvantage 
of processing in the audio range is the limitation in range of the 
resultant radar system, since a relatively narrow-band spectrum of 
signal returns can be detected or accommodated. 
9-3 SUGGESTIONS FOR APPLICATIONS OF THE PROPOSED "CARRY BROUGHT 
FORWARD COMPENSATION SCHEME" (CBFCS) ALGORITHM: 
In essence, the proposed "Carry Brought Forward Compensation 
Scheme" (CBFCS) algorithm proposed in chapter five is a high-speed 
computational mechanism that is applicable in most digital signal 
processors where multiplications and additions are performed. In 
particular, the above algorithm can also be applied to modify the 
arithmetic units of present day *Ificroprocessors" since the above 
75()() 
algorithm employs mainly memory in its hardware and is very suitable 
for large scale integration. The "Adderless-Multiplierless Unit" 
(AH11) in conjunction with the required CBFCS memory discussed in 
chapter five can also directly replace the multipliers and adders for 
multiplications and additions of most existing hardware arithmetic 
units, substituting table lookup for computation. 
As previously explained in chapter five, *pauedo-pipeline" 
structures result when the proposed "Carry Brought Forward 
Compensation Scheme" (CHFCS) algorithm is used to implement recursive 
difference equations. On the other hand, when non-recursive 
difference equations are being realized with the above proposed 
algorithm, then genuine pipeline structures result. In view of this, 
the proposed "Carry Brought Forward Compensation Scheme" (CBFCS) 
algorithm in particularly adapted to pipeline structures for the case 
of non-recursive realization. Examples are pipeline convolvers for 
high-speed convolutions, and pipeline Fast Fourier Transformers(FFT). 
In the follow section, we shall briefly describe the application of 
the proposed "Carry Brought Forward Compensation Scheme" (CBFCS) 
algorithm in a high-speed Fast Fourier Transformer. Due to the 
novelty of the above proposed algorithm, the following implementation 
of a high-speed Fast Fourier Transformer is also believed to be novel. 
'9-3-1 APPLICATION IN ME RARDWARE IMPLEMNTATION OF A FAST FOURIER 
TILANSFORMt: 
In order to achieve a high throughput rate in a 
special-purpose Fast Fourier Transform (FFT) processor, conventional 
implementations require a large number of multipliers. This is often 
associated with a high power consumption and may be the limiting 
factor in some applications. In this section, we propose a high- 
speed hardware implementation of a Fast Fourier Transformer using the 
proposed "Carry Brought Forward Compensation Scheme" (CBFCS) algorithm 
with a modified floating-point arithmetic to permit a wider dynamic 
range. 
The Fast Fourier Transform (FFT) computes the discrete Fourier 
Transform of a sequence of N input numbers Ix ) vhere O< n< N-1, such n that 
N-1 
nl XM7. xw 1w 0,1, ..., N-1 
(9.3.1) 
1 nuo n* 
4oo 
where W- exp(-2ffj/N) with i wJ_-1. The FFT algorithms factor N into 
a product of integers and compute the final transform throught 
repeated application of a lover dimension transform, gaining 
considerable advantage in speed and storage requirement. In this 
section, we consider specifically the radix-2 decimation-in-time (132) 
L 
algorithm with N=2 ,L integral. 
The basic operation of the decimation-in-time algorithm is the 
so-called butterfly (shown in figure 9.3-1) in which the input tuple 
(A, B. k) are combined to give the output pair (X, Y) via the 
operations: 
X-A+B. W k (9.3.2) 





FIG: Q. 3.1 TIM ILADIX-2 DECIMATION-IN-TIME ALGORITTIM 
FFT BITTTEILFLY. 
In the above equations, k in an integer in the range O< k <N/2, 
depending an how many steps of the algorithm above have been executed 
and in mostly supplied by the control circuitry in a pipeline FFT 
processor. The inputs A and B are two complex numbers so that the 
multiplications in the above equations are complex. A pipeline FFT 
system in a hardware architecture designed to speed tip the data rate 
throughput for realtime applications (133). Essentially, such a 
system in characterized by its 1, - lop-2W independent arithmetic units 
operating concurrently to increase the throughtput rate 1, times. If 
T is the time required for an arithmetic unit above to compute the 
Output pair (X, Y) according to equations (9.1.2) and (0-1-3), then 
the complex data throughput rate of such a pipeline FFT processor can 
be up to 2/T. The number of arithmetic units needed is equal to the 
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number of stages L- log 2 N, thus 10 arithmetic units are needed 
for 
a 1024-point FFT processor. An obvious design goal is to minimize 
the hardvare and pover consumption of each arithmetic unit for a 
given throughput rate. 
We next examine the operations of the FFT butterfly in order 
to implement it with the proposed "Carry Brought Forward Compensation 
Scheme" (CBFCS) algorithm, to replace the multipliers in conventional 
arithmetic units of a pipeline FFT processor. Let the complex 
numbers A and B be represented in floating-point format as follows: 
2 (a 
r+ 
ja d (0.3.4) 
Da2 n( br+ jb (9.3-5) 
vhere the subscripts r and i denote respectively the real and 
imaginary parts, and the integers m and n are common exponents such 
that -14 ar, ait br, bi<I Equations (9.3.2) and (9.3.3) can now 









vhere n( 2vk 2 77k Z=2br+ jb, )(cos iF - ; Loin N 





rrN i* N 
z. - -b sin 
2Rk 
+ b. con 
27k (9-3-10) 
1rN1N 
To compute X and Y we first compute Z, which involves four 
real multiplications and two real additions. Then A and Z are scaled 
jointly and added/subtracted to give X and Y. In conventional 
systems, to achieve maximum speed, four real multipliers, a scaler 
and six adders are needed. The throughput rate is then determined 
largely by the time needed to perform one real multiplication. 
It 02 
Now let us consider an alternative way of computing Z using 
the serial-mode of the "Carry Brought Forward Compensation Scheme" 
(CBFCS) algorithm proposed in section 5.2 and let the "byte-sliced" 
summations of the implementation of the above algorithm be performed 
in Q-bit bytes. Assuming two's complement code is used, with 11 bits 
including sign, to represent the mantissa, then 
11-1 
a 21 -a 
0+ aj. 2-j aj (9-3-11) rrr relo, 
11 
-a + ai. 2-j a 
je to I 
b= -bo + bj . 2-j bjejO, 11 rrjrr 
M-1 
b. = -b" + bj. 2-j bjf-ýO, 1) 
Suppose two's complement code is used, with P bits including sign, 
to represent the coefficients of the real multiplications in equations 
(9-3-9) and (9-3-10), then 
277k 0 
P-1 
I-ii Cos N- "k m -pk + iýl Pk .2 Pketo' 11 
2 77k P-1 i-ii 
sin - -q +uq. 2qe 
io, 
N- 'k k iml k 
Now we can rewrite equations (9-3-9) and (9.3.10) as follows: 






v bj ,C 
j+ I, c j+ 1 j+l +400 jýj 4k riQ 2Q L 
lil 
11 Q 
z -h (bog b0, C10CIpII kriQ 2Q ý4 1) Q 
(9.3.17) 
11-1 




9 ...... Ic 
j+l 
+hý + hý jýj k( riQ 2Q rq-I)Q 
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vhere gk and Ii k' which provide 
the necessary "compensated partial 
products" in the "byte-sliced" summations of the proposed "Carry 
Brought Forward Compensation Scheme" (CBPCS) algorithm, are defined 
as the function f in equation (5.2.10) in section 5.2 in chapter 
five, and shown its below: 
ii j+l j+l ,1 gk('4 v, CQ C2Q "j, + tl 
i j+l -Q J+ 1 -2Q Pk*u +q k' v +C Q*2 +C 2Q 2....... + V'+ 1) Q .2 
Or. 3.19) 
h J+ 1 k(uj' Vj' CQj+l' C2j+Ql' Q 
-q k *uj +p Ovi +C 
j+1 2-Q +Cj+1 2 -2Q . ....... Cj+1 .20 
1)Q 
kQ 2Q E-I)Q (OQ 
(9.3.20) 
Similarly, functions g anti hI are defined in a manner identical ic k 
to V in equation (5.2.12) and functions g" and h11 are defined in kk 
a manner identical to f" in equation (5.2.13). The values of g1l, hI 
and gk, hk are given by equations (5.2.12) and (5.2.13) respectively 
by substituting Q=B in the equations. In the above equations, the 
values uj, vj =0 or 1. 
The functions gk and h Ic 
in equations (9-3.19) and (9-3.20) 
can therefore be implemented with a CBFCS memory each as described 
in chapter five previously. It should be noted the number of values 
k takes despends on at what stage of FFT is the butterfly in figrure 
9.3.1, represented by equations (9-3.2) and 0.3-3), applied to. 
Thus, the size of the CBPCS memory required in equations (9-3.19) 
and (9.3.20) varies from stage to stage. The operational speed of 
this serial-mode implementation depends on the access time of tile 
CBPCS memory and the summation time of the "Adderless-Multiplierless 
Unit" (AMU) used since the hardware structure is similar to that 
shown in figpre 5.3.3 in chapter five. Finally, to increase the 
speed of the pipeline F'PT processor, one can often use the high-speed 
parallel-mode implementatio n of the proposed "Carry Brought Porward 





So far, in this piece of work, we have presented an(] 
investigated a novel design techniqne and hardware implementation 
of digital filters for high-speed realtime filtering. Furthermore, 
a generalized quantization noise model for the analysis of finite- 
word-length effects on the proposed hardware implementation has also 
been subsequently presented and investitrated. Moreover, the logic 
design of a demonstration processor built to verify experimentally 
the proposed hardware implementation and to investigate the above 
generalized quantization noise model, has been thoroughly described. 
Additionally, some future work in the improvement of dynamic range 
and noise performance in the proposed hardware implementation has 
been suggested along with some applications of the proposed design 
technique and hardware implementation of digital filters for high- 
speed realtime filtering. 
It is concluded that the proposed design technique is very 
suitable for synthesizing narrowband filters and filter binikii for 
high-speed realtime digital filtering. In this design technique, 
the use of a proposed frequency-sampling procedure results in it 
closed-form expression for a linear-phase equiripple passband 
structure which is further optimized by a proposed optimization 
procedure to yield a final optimitm transfer function. Thus, the 
proposed design technique involves two steps. First, we sample, in 
frequency, the ideal spectrum of a digij, al filter to be approximated. 
The sampling is performed by distributing elemental filier responses 
called the freqitency samples, uniformly across the passband, so tbat. 
the entire spectrum of interest is sampled "adequately". Next, we 
erect frequency samples, itniformly in the transition band(s), called 
the transition samples, at closer e(Iiii. spaced intervals thitri those in 
the passband, to improve the transition characteristics and to provide 
increased flexibility in locating the cutoff fre(piencies in the 
passband and tile . 9topband(s). The elemental filters used in the 
proposed design technique are high-Q resonators. In the so(. -ond step 
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of the proposed desigrn technique, we optimize the design to proville 
an optimum structure. In particii1ar, the transition frequency 
samples are being optimized to yield the steepest transition skirt(. 
possible. Under the proposed optimization procedure, the resultant 
or final filter response is tailored to suit individual qpecifications 
given, and in general, larger stopband attentuation and more reduced 
sidelobes can be obtained. Linear phase within the passband if; 
maintained by having all poles at equal distance from the unit circle 
and also "phase-modified". Nevertheless, a novel feature of the above 
proposed design technique is the use of optimized high-Q resonators 
as elemental filters to sample, in frequency, along a circle within 
the unit circle, at two different sets of equispaced sampling points 
(one in the passband and the other in the transition band(s)), thereby 
producing a closed-form expression to approximate a desired response. 
An additional feature of the proposed design technique is the 
possibility of realtime calculations of the filter coefficients. 
Nevertheless, the proposed design techniqi3e offers a reduction in 
hardware, even when implemented with existing approaches in hardware 
implementation. This is feasible via the modularity of the resultant 
design which allows both pole- and zero-sharing as well as realtime 
computatiops of filter coefficients, so as to reduce the storage 
requirement of, for instance, a filter batik implementation. 
In the investigation of the proposed design teebnique, the 
filters tested were also quantized, due to the effects of finite word 
length@, by a proposed quantized design procedure which is a modified 
version of the previously mentioned optimization procedure to take 
into account the effects of finite word lengths. Analyses of the 
results obtained in the above investigation of the proposed design 
technique show a satisfactory agreement between theory and practice. 
In particular, the proposed generali7, ed (piantivation noise model hns 
been verified accordingly. Furthermore, it iF; concluded that the 
output noise of a quantized filter designed by the proposed approach 
is inversely proportional to the distance of the poles of the elerriprital. 
filters from the unit circle and also dependent on their resorintice 
angles, when the filter is implemented by the proposed hardware 
implementation. Consequently, in the suggestions of future work, an 
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a) ternative implerientation has been proposed, using which, the output 
noise of a quantized filter designed by the proposed design tochnique 
no longer depends on the resonance angles of the elemental filters. M t-. 1 
Furtheremore, the experinental results obtained in the above 
investigation of the proposed design technique, have also verified 
the proposed hardware implementation and the design of the above 
demonstration processor, since they agreed with results from exact 
simulations using the same word length as that of the demonstration 
processor. The proposed hardware implementation does not include 
"adds" and "multiplies" of conventional arithmetic units as such, 
(since no conventional arithmetic units bave been used) but instead, 
employs a novel algorithm, which we have called the "Carry Brought 
Porward Compensation Scheme" (CBFCS), in order to implement a proposed 
computational unit, which we have called the "Adderless-Mii1tiplierless 
Unit" (AMIJ), to replace conventional arithmetic units, substituting 
table lookup for computation. Due to the rapidly increasing speed 
and capacity of semiconductor memory per unit of power dissipation, 
the proposed hardware implementation capitalizes on menory to offer 
significant redtictions in cost and power consumption for the same 
speed of operation as that of existin-1; approaches. In fact, the 
proposed "Carry Bronglit Forward Compensation Scheme" (CBFCS) makes &'2 
possible operational speeds which cannot be achieved by existing 
approaches by "sectioning" the carry propagation path in an addition 
process, which is the fundamental limitation in speed of till 
conventional processors. 
Having presented and discussed in detail a proposed generalized 
quantization noise model for the above proposed hardware implementation, 
the logic design of a finite-wprd-length demonstration procesmor is 
also presented in this piece of work. The logic designi (lemons trit t(ýs 
how to put the above proposed "Carry Broiir; ht Forward Compensation 
Pcheme" (CBPOS) into practice and the problems thereof. 'Pile design is 
at system level anti the resultant architecture is very 40table for 
large-scale-integration. Moreover, a number of special techniques 
have been employed in the design of the individual operationitl tinits 
of the demonstration processor. In particulnr, the proposed "Selective 
Ttouridirig Scheme" has also been implemented in terms of actiial litirdware 
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iD the derionstration processor. This %cheme has also been 
experimptitally verified. 
In derivirig the above mentioned generalized qu; intizati on 
noise model for the error analysis of the proposed hardware 
implementation, the effects of the use of finite word lengths have 
also been thoroughly explored. The difference in noise performance 
of the proposed hardware implementation and other existing approaches 
has also been pointed. Explicit expressions have also been given 
to assist the designer to access the noise performance of any filter 
implemented using the proposed approach. It is further concluded 
that the proposed hardware implementation results in an asymptotically 
linear filter as the word length used in the implementation increases. 
Finilly, since the proposed design technique is partictilarly 
suitable for designing filter banks, certain applications in the field 
of digital spectrum analysis, speech synthesis and analysis as well as 
FM-CW radar signal processing have been suggested. Purthernore, due 
to the high operational speed of the proposed hardware implementation, 




THE Z TRANSFORM: 
If a continuous-time signal f(t) is sampled into 
a discrete-time sequence every T seconds, where T is the sampling 
period, then the sampled waveform fl(t) can be represented as a 
train of impulses occurring at the sampling instants, 0, T, 2T, 
3T ...... the strengths of the individual 
impulses being equal to 
the values of the input function f(t) at the respective instants. 
Thus we can write 
ft (t) = f(t"T (t) 
where the superscript I is used to indicate that the function fl(t) 
is a discrete-time sampled function and ZT (t) represents a periodic 
train of unit impulses spaced T seconds apart 
J(t-nT) (A2) 
T n-oa 
If f(t)=O for t <0, then equation (Al) becomes 
Cýo 
n 
g, f(nT). J(t-nT) 
Now taking the Laplace Transform of f'(t), we have 
IF I( 8) = 






-onT 7, f(riT). e (Alt) n=o 
Since the Laplacian variable s appears in equation (A) only in 
the exponential factor, it is convenient to introduce a new symbol 
z-e sT , such that 





We haye introduced in equation (A5) the symbol z -1 which 
is now being defined as the unit Delay Operator i. e. a delay in 
time of one sampling period of the system. The previously used 
symbol z is similarly defined as the unit Advance Operator of the 
system and is known as the Standard Z Transform variable. In 
addition, equation (A5) above defines the Z Transform of the 
sampled analogue waveform fl(t). In the following formal definition 
of the Z Transform in the discrete-time domain, we shall assume that 
all signals are discrete-time signals and drop the previously used 
superscript 1. 
When a sequence of numbers xn is identically zero for negative 
discrete-time (i. e. x =0 for n=-I, - 2, -3 . ...... 
) its Z Trantform 




-1 -2 X0+xz+x 2* z 
cýO -n =Z xZ n=o n 
(A6) 
If xn is obtained by sampling an analogue signal x(t), it may be 
designated as x(nT). In essence, the Z Transform is the sampled- 
data discrete-time version of the Laplace Transform, such that the 
application of the Z Transform in the solutions of linear difference 
equations with constant coefficients by transforming the discrete- 
time variable into the z-plane variable is analogous to solving 
linear differential equations by the use of the Laplace Transform. 
In many cases, sequences are defined over both positive and 
negative values of n so that, in such cases, a somewhat more 
general point of veiv is called for to modify equation (0) as 
cho 
x(z) =Zx (A7) n- -vo n 
It should be noted that the common usage is to call equation (A6) 
simply the Z Transform and equation (A7) tbe. Two-sided Z Transform, 
as opposed to the One-sided Z Transform'for positive discrete-time. 
Moreover, the Z Transform is sometimes known as the Standard Z 
Transform. 
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It is possible to think of the Z Transform as simply a formal 
series whose properties can be tabulated, and which never need be 
summed. However, it is generally preferable to realise that both 
equations (A6) and (A7), when convergent, are Laurent series in 
the complex variable z. As such, all the properties of the Laurent 
series apply. For example, if the series in equation (A6) converges, 
it must converge in a region Jz1> R+. If the series of equation (A7) 
converges, it must converge in an annular region R+< jzj< R, where 
R+ may be zero and R_ may be infinity. The coefficients of a Laurent 
series are determined by an integral relationship. In the context 




n-1 dz (AB) 
n2 Itj 
where C is a closed contour inside the region of convergence of the 
power series and enclosing the origin. Equation (A8) is referred 
to as the Inverse Z Transform. 
In the region of convergence of the series, equations (A6) and 
(A7) represent analytic functions of the complex variable z. These 
functions can often be extended by analytic continuation everywhere 
except at certain singular points (poles). Since these singularities 
of the Z Transform are characteristics of the particular sequence, 
it is common to plot their locations in the z-plane, (i. e. the complex 
plane dtermined by the real and imaginary parts of z ). It should 
he noted that it is often convenient, because of the functional form 
which characterises exponential sequences, to plot singularities in 
the z- 
1- 
plane. Furthermore, some authors define the Z Transform as 
X(Z) x zn (AQ) n= --oo n 
Clearly, equation (A9) is related to our definition by 
X(Z) (AIO) 
1 If either equation (A9) or the z- - plane is encountered, it is a simple 
matter to replace z with z- 
I in order to relate the Z Transform 





ANALYSIS OF A SECOND-ORDER ELEMINTAL FILTER: 
Consider the second-order difference equation: 
Yn mxn +b I*yn-I +b 2*yn-2 
(BI) 
with initial conditions y_1 ' 3r-2 ", *, **W V- =0 
(B2) 
Taking the Z Transform of equation (BI) ve have 
Y(Z) 21 X(z) 
V2 
= H(z). X(Z) (B3) 
where Y(z) is the Z Transform of the output yn, X(z) is the Z 
Transform of the input xn and H(z) is the transfer function of the 
second-order elemental filter represented by equation (Bl). 
IMPULSE RESPONSE: 
Let the input xn to the elemental filter be the 
unit impulse J no , 
then X(z)-I. 
The impulse response hn of the elemental filter is then obtftined 










(pn+l n+ 1 
PI-P2 I- P2 
(B4) 
where p= JbI t 
jib 2+b (B5) 
1,2 12 
are the poles of the transfer function 11(z). Consider the case 
when these poles are complex, that in, ib 
2+b/, 0. Here we have, 12 
p, = lie 
j c.. %, T (B6) 





and 2Rcos&), T -bI (B9) 
Substituting equations (B6)-(B9) into (M), we have the impulse 
response of the second-order elemental filter re-written as: 
Rn hn-s in caf .a 
in (T+ I corT) (BIO) 
where wris the resonant frequency of the elemental filter. From 
equation (BIO), it is clear that the above impulse response will be 
unbounded when R> 1. This implies an unstable system. Hence, for a 
stable elemental filter, the value of It is chosen to be less than 
unity. This is, therefore, in accordance with the system stability 
criterion which requires that the poles of a stable system should be 
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FIG: B3 IMFULSE RESPONSE FOR R<l (STABLE) 
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Figure B1 shows a limiting case when the complex poles of an 
elemental filter, represented by equation (111), are exactly on the 
unity circle, that is when R-1. Its impulse is found by equation 
(BIO) to be a constant amplitude sinusoid oscillating at a natural 
frequency w-r. Although its impulse response is bounded, such an 
elemental filter is on the verge of instability, and is therefore 
discarded in the choice of elemental filters for the proposed design 
technique discussed in chapter three. 
On the other hand, when the complex poles are located within the 
unit circle, that is when R, 41, then the elemental filter is stable. 
Figure B3 depicts the impulse response of such an elemental filter, 
which is found by equation (BIO) to represent a damped sinusoid 
decaying exponentially to zero, but meanwhile oscillating at a natural 
frequency wr. The duration of the impulse response is further seen to 
be proportional to the value of It. Hence, when the value of R 
approaches unity, then the duration of the above impulse response 
becomes longer and longer. This is in accordance with the fact that 
the Q-factor of the elemental filter increases when the value of R 
approaches unity. Figure B2 shows the impulse response of a high-Q 
elemental filter whose complex poles are located slightly within the 
unit circle, that is when R-zl. Such an elemental filter is made use 
of in the proposed design technique discussed in chapter three. The 
choice of such high-Q elemental filters in the above proposed design 
technique will be made clear in the next section where the frequency 
and phase responses of an elemental filter will be discussed. 
MEQUENCY AND PHASE RESPONSES: 
When the input to an elemental filter 
represented by equation (BI) is 
xn- sin(nwT) 
and its complex poles are within the unit circle (that is IkI and the 
filter is stable), then its steady-state output is 
Yn 12 
1 
11(e ju)T) I sin(nwT + 2ý11(e 
jwT)) (B12) 
where 
111(ej wT) I and4(ej"'T) are the frequency and phase responses of 
414 
the elemental filter respectively given by 
H(e jGjT )I =1 )2j 
(BI 
(1-b 
I coswT-b 2 cos2wT 
)2 + (b 1 sinwT+b 2 sin2aiT 
jwT) bI sinwT+b 2 Bin2wT 
and 
ýH(e tan I-b 1 coswT-b 2cos2;; Tj 
(BI4) 
Figure B4 and figure B5 below show the frequency and phase responses 
given by the above equations for varying R and Uý- 17/4 T. 
20LOG 
10 
1 H(ej COT )I 
(A) 
FIG: B4 FREQUENCY RESPONSES FOR VARYING It (We- 77/4T) 
4(e JWT ) 
FIG: B5 PHASE RESPONSES FOR VARYING It ( W, - 17/4T) 
From the above plots, it is clear that the second-order 
elemental filters are simple digital resonators. It is further seen 
that the gain of an elemental filter is proportional to the value of 
R. Hence, low-Q resonators have low gains and non-linear phase 
responses which are not suitable for the proposed design technique 
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discussed in chapter three. Moreover, frequency aliasing effects 
are obvious for low-Q resonators. However, with high-Q resonators 
high gains are obtained and their phase responses become more and 
more linear. In the limit, when R approaches unity, we have 
lim 2ýH(ej WT -tan- 
I 2cosoarTsinwT - 2sin&jTcoswT (1 




and since the tangent of an angle is negative in the 2nd and 4th 
quadrants, we have 
p 
WT for O<W<Wy. 
1 
Jim ý11(eJwT) -i (c4T-77) for t44w4n- &Or) T 
R-0-1 





Hence, lim d #(ej WT T (B17) 
R41 dw 
which is a constant. Consequently, linear phase can be obtained 
with high-Q resonators whose values of R approach unity as above 
(that 
is the poles of these high-Q resonators are very close to the unit 
circle). This is essential in the approximation of linear phase in 
the proposed design technique discussed in chapter three. Hence, 
high-Q resonators are used as elemental filters in the above proposed 
design technique for their high gains and phase responses. In addition 
to the above mentioned, high-Q resonators have very narrowband 
frequency responses where frequency aliasing effects are minimized 
when the Impulse Invariance Transformation is used in their derivations 
which are discussed next. 
DERIVAT10N OF ELEMMMAL FILTER EXPRESSIONS: 
Digital resonators can be 
derived from analogue tuned-circuits in the a-plane via the Impulse 
Invariance Transformation. Consider a pole-residue function in the 
s-plane as follows: 
1,16 
N B. 
8) - iý 
11 (B18) 
S+ OL. 1 
where the residue Bi. H(B). (R+m dI 8=-O( i 
(Big) 
The impulse response of the above function is: 
Nt 
lh(t) -ZB,, e , U-1(t) (B20) ], =I 
The corresponding digital impulse response is: 
N-a. nT 









00 N -c4 i nT 
mn1: 0 i«1 
B i* e 
(B22) 
Interchanging orders of summation in the above equation, we have 
00 - cK.. T U, (e 1 z« iml in 
(B23) 
mZ- IK iT1 iml 1-e, Z 




S+ oc. -T I I-z- .e 
For complex poles, when AI is complex, the residue Bi is also 
complex. However, h(t) is real which implies that there is also a 
conjugate pole at with residue B'. Grouping terms, we have i 
(B +B*)a +B 11iii*0. L0 +B* oc. 




If ve let ot iU Xi + jyj and B 1. - ui + 
jvi and applying equation (B24) 




I-z e 1-Z 
2u Cz -1 e 
(2u 
i Cos(yi T)-2v i sin(y i T) (B26) 
-1 -x iT -2 -2x. 
T 
1-z . 2e COB(yi T)+z e 
Comparing equation (B26) vith equation (B25) ve have, 
S+X I-z -1 e -xT coa(yT) (B27) 
221 -xT -2 -2xT s +2xs+(x +yr) I-Z- . 2e cos(yT)+z .e 
y op z 
-1 
.e 
-xT sin(yT) (B28) 
2221- xT -2 -2xT s +2xs+(x +y I-Z- . 2e coa(yT)+z e 
which are the required second-order digital resonators. We shall 
next consider the gains of different types of second-order digital 
resonators below. 
GAINS OF ELEMENTAL FILTERS: 
A digital resonator, in practice, can be 
specified by placing the pair of complex conjugate poles, and in most 
cases, a single zero in the z-plane. Hence, we shall consider the 
general case of a second-order resonator with poleR at z=Re 
*j wvT and 
a zero at P. The transfer function of this general second-order 




I-z 2Rcos(c., 4T)+z .R 
By the cosine rule we have, 
H(eJ ca'r) 




(l+R -21tcos(cj-w, )T)(l+R -2Rcos(w+tur)T)j 
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Thus the gain of the general second-order resonator depends on the 
choice of zeros, in addition to the value of R. 
When P-coswT and for values of It close to unity, the gain of 
the general second-order resonator at the resonance frequency can 
be approximated by: 
joT) 
H(e 2(1-R) TR 
(B31) 
which is independent of w.. Thus this choice of P makes possible 
the design of an equal-gain bank of resonators covering a wide range 
of frequencies. However, for narrowband resonators, that is Rol, 
equation (B31) shows that the gain at resonance is usually appreciably 
greater than unity. Hence, in hardware implementations, knowledge of 
elemental filter gains is required for the determination of appropriate 
word lengths and to avoid overflow problems. 
By making P-RcoswT, the difference equation for H(z) can be 
written as: 
y1a = RcoswT(2y n-I -x n-d -11 
2- 
Yn-2 +xn (B32) 
which only requires two multiplications as opposed to four which are 
required in the general case. Hence, this choice of P saves on 
computational efforts and is very suitable for realtime digital 
filtering. 
Finally, when P-1, that is zero gain at w=O, which is often 
desirable, then two multiplications are required as in the above case. 
This choice of P still preserves the frequency response at resonance 
and is also very suitable for realtime digital filtering. In fact, 
in the proposed design technique discussed in chapter three, this 
choice of P makes possible the zero-sharing property which also saves 
on hardware in the physical implementations of elemental filters. 
Having discussed the gain of a general second-order resonator 
and the choice of zeros for elemental filters, we shall next discuss 
the use of high-order elemental filters which can also be used in the 
above design technique proposed in chapter three. 
HIGIIER-ORDER ELEMENTAL FILTERS: 
In the proposed design technique in 
4") 
chapter three, high-Q second-order elemental filters with sufficient 
gain were used. In theory, it is possible to replace a high-Q 
second-order resonator by a cascade of n low-Q second-order resonators 
centred at the same resonance frequency w,. Consider a higher-order 
elemental filter made up of n normalized second-order resonators 
represented as 
2' n (1-11)11- 2Reos2wT+R z (B33) 
Z2 -z. 2Re os oirT+R 
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where the factor (1-R)/1-2Rcos2Wj+R 
2 is the reciprocal of the gain 
at resonance of each second-order resonator in cascade, such that the 
gain at resonance of each normalized second-order resonator above is 
now unity. (Normalization of filter gain is often required to prevent 
overflow problems). Figure B6 shows a plot of the gain of H n(z) 











FIG: B6 FREQUENCY RESPONSE OF A HIGHER-ORDER 
ELEMENTAL FILTER IN COMPARISON WITH 
THAT OF A SECOND-ORDER ELEMENTAL FILTER 
From the figure above, it is seen that the frequency response 
of the elemental filter for n-4 is much sharper than that for n-1. 
Furthermore, an extra 14dB of stopband attentuation is achieved in 
the above example where a high-Q higher-order elemental filter is 
formed by cascading four low-Q (RzO. 7) second-order resonators. 
These four low-Q second-order resonators used are seen to have the 
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same 3dB bandwidth as the high-Q resultant elemental filter. In 
practice, scaling constants are required in between stages in the 
above cascade to avoid overflow problems. 
In conclusion, it is found that a tradeoff exists between the 
choice of high-Q second-order elemental filters and the use of a 
higher-okdef elemental filter formed by a cascade of n identical 
low-Q second-order resonators. When high-Q second-order elemental 
filters are used in the proposed design technique discussed in 
chapter three, the resultant design has then a lower order than that 
where higher-order elemental filters are used. Hence, the above 
mentioned tradeoff is in terms of filter order of the resultant 
designp when finite word length effects are ignored. 
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APPENDIX C 
In this appendix, we include the contents of the CBFCS 
memories of the second-order elemental filters pertaining to the 
eighth-order bandpass filters in chapter eight. As explained in 
section 5.3.1 in chapter five, each of the above CBFCS memories can 
further be divided into the original memory and the extra memory 
whose individual contents are calculated according to equation 
(5.2.10) as described in section 5.2 in chapter five. 
Since the eighth-order bandpass filters in chapter eight are 
realized in the parallel form, the maximum number of locations in 
each CBFCS memory (tables C1 to C17) is 32 (c. f. equation (5-3.0 
for a general second-order difference equation). Hence, in tables 
C1 to C17, the first 16 locations out of the total of 32 in each 
table are for the original memory when the brought forward carry 
C j+1 8'n "0 while the other Y., -16 are for the extra memory when the max 
above brought forward carry CJ+ =1. Son 
However, as explained in section 5.3-1, the actual number of 
locations in each extra memory can be reduced to 2towhere %4)& 16. max 
Furthermore, each of these % locations is of eight bits long instead 
of 16 bits long, as in the original memory, so that the actual size 
of each extra memory is only 8X bits. For instance, the ; Cýiax . 16 
locations shown in table C1 can be reduced to %-10 locations, each 
of eight bits long, giving the size of the extra memory to be 80 bits, 
that is, a reduction of 176 bits in memory requirement. 
By the same token, the locations of the extra memories shown in 
tables C2 to C17 can actually be reduced to 8,8,10,10, So 8,8,3, 
8,8,7,4,2,0,5 and 6 locations respectively. Thus, by following 
the method previously outlined in section 5.3-1, one can then achieve 
a total memory size reduction of (176 + 192 + 192 + 176) - 736 bits 
for the eighth-order bandpass filter corresponding to tables CA to 
C4. Also, a total memory size reduction of (176 + 192 + 192 + 192) 
752 bits for the eighth-order bandpass filter corresponding to tables 
C5 to C8 and, for the eighth-order bandpass filter coresponding to 
tables C9 to C12, a total memory size reduction of (232 + 192 + 192 + 
2UO) = 816 bits. For the eighth-order bandpass filter corresponding 
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to tables C13 to C16, the reduction in memory size is 936 bits, 
while for the second-order elemental filter corresponding to table 
C17, the reduction is 208 bits. 
In the conclusion of chapter five, a comparison was made 
between the proposed CBFCS approach and B. Liu et. al. approach. In 
this comparison, the size of the extra memory required for the 
implementation of a general second-order difference equation and its 
cost were calculated on the basis of using 7. - 'Xmax which, therefore, 
represented the maximum extra memory size and cost respectively. As 
seen in the above examples, Xýýnax in general which further makes 
our comparison more attractive. In fact, the size of the extra 
memory also depends on the form of realization. In the general 
second-order difference equation discussed in chapter five, the 
cascade form of realization requires more memory bits than the 
parallel form since the argument of the function f in equation 
(5.2.10) has one more variable for the cascade form than for the 
parallel form. In the proposed design technique in chapter three, 
we have chosen the parallel form of implementation which further 
makes the hardware implementations of filters designed by the above 
proposed design technique more cost-effective. 
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MEMORY ADDRESS 
























































































































TABLE Cl: CBFCS MEMORY FOR THE TRANSITION SIMILE ' VALUE 
Wn=0.5 IN CONFIGURATION (b) SHOWN IN FlGUILE 
8.1.2 FOR THE REALUATION OF THE LOWLL TIUNSITION 
SLCOND-ORDEIL ELEMENTAL FILTLIt IT (z) IN THE 1201lz 1 
EIGHTH-ORDER BANDPASS FILTER IN CHAPTER EIGHT. 
1i 
MEMORY ADDRESS 
xi xi Wi wi c 
j+l 
n n-I - n1 - n2 8, n 
0 0 0 0 0 
0 0 0 1 0 
0 0 1 0 0 
0 0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
0 1 1 1 0 
1 0 0 0 0 
1 0 0 1 0 
1 0 1 0 0 
1 0 1 1 0 
1 1 0 0 0 
1 0 1 0 
1 1 0 0 
1 1 1 0 
0 0 0 0 1 
0 0 0 1 1 
0 0 1 0 1 
0 0 1 1 1 
0 1 0 0 1 
0 1 0 1 1 
0 1 1 0 1 
0 1 1 1 1 
1 0 0 0 1 
1 0 0 1 1 
1 0 1 0 1 
0 1 1 1 
1 0 0 1 
1 1 0 1 1 





















































































TABLE C2: CBFCS MEMORY FOR THE FIRST PASSBAND ELLMENTAL 
FILTER -H 
p Q) IN CONFIGURATION (b) SHOIN IN 1 
FIGUIX 8.11.2 OF THE 120Uz EIGHTH-ORDER 
BANDPASS FILTER 1N CIIAPTER EIGHT. 
425 
MEMORY ADDRESS 
xi xi Vj vi c 
j+l 
n n-I - nI - n2 8, n 
0 0 0 0 0 
0 0 0 1 0 
0 0 1 0 0 
0 0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
0 1 1 1 0 
1 0 0 0 0 
1 0 0 1 0 
1 0 1 0 0 
1 0 1 1 0 
1 1 0 0 0 
1 1 0 1 0 
1 1 1 0 0 
1 1 1 1 0 
0 0 0 0 1 
0 0 0 1 1 
0 0 1 0 1 
0 0 1 1 1 
0 1 0 0 1 
0 1 0 1 1 
0 1 1 0 1 
0 1 1 1 1 
1 0 0 0 1 
1 0 0 1 1 
1 0 1 0 1 
1 0 1 1 1 
1 1 0 0 1 
1 1 0 1 1 










































































TABLE C3: CBFCS MEMORY FOR THE SECOND PASSBAND ELEMENTAL 
FILTER Hp IN CONFIGURATION (b) SHOWN IN 2(z) 
FIGURE 8.1.0- OF THE 12011z EIGHT11-ORDEll 
BANDPASS FILTER IN CHAPTER EIGHT. 
426 
MEMORY ADDRESS 
xi xi uj ui c 
j+l 
n n-I _ nI - ti 2 8, n 
0 0 0 0 0 
0 0 0 1 0 
0 0 1 0 0 
0 0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
0 1 1 1 0 
0 0 0 0 
0 0 1 0 
1 0 1 0 0 
1 0 1 1 0 
1 0 0 0 
1 0 1 0 
1 1 0 0 
1 1 1 0 
0 0 0 0 1 
0 0 0 1 1 
0 0 1 0 1 
0 0 1 1 1 
0 1 0 0 1 
0 1 0 1 1 
0 1 1 0 1 
0 1 1 1 1 
1 0 0 0 1 
1 0 0 1 1 
1 0 1 0 1 
1 0 1 1 1 
1 1 0 0 1 
1 1 0 1 1 












































































1 () 000000 
01010100 
10011101 





TABLE C4: CBFCS MEMORY FOIL HE REALIZATION OF THE UPPER 
TRANSITION SECOND-ORDER ELEMENTAL FILTER-Il T (z) 
u 
IN THE 120Uz EIGHT11-ORDER BANDPASS FILTER 
WITH TRANSITION SMtPIE VALUE W -0.1 IN 
CONFIGURATION (b) SHOWN IN FIGURE 8.1.2. 
427 
MEMORY ADDRESS 




n n- 1 -l n-2 8, n 
o 0 0 0 0 
0 0 0 1 0 
0 0 1 0 0 
0 0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
0 1 1 1 0 
1 0 0 0 0 
1 0 0 1 0 
1 0 1 0 0 
1 0 1 1 0 
1 1 0 0 0 
1 1 0 1 0 
1 1 1 0 0 
1 1 1 1 0 
0 0 0 0 1 
0 0 0 1 1 
0 0 1 0 1 
0 0 1 1 1 
0 1 0 0 1 
0 1 0 1 1 
0 1 1 0 1 
0 1 1 1 1 
1 0 0 0 1 
1 0 0 1 1 
1 0 1 0 1 
1 0 1 1 1 
1 1 0 0 1 
1 1 0 1 1 




















































































TABLE C5: CBFCS MEMORY FOR THE REALIZAT1ON OF THE LOWER 
TRANSITION SECOND-ORDER ELEMENTAL FILTEU 11 T 
1 
WITH TRANSITION SAMPLE VALUE Wn-0.5 IN 
CONFIGURATION (a) FOR THE EIGHT11-OUDER BANDPASS 
FILTER (120Hz) SHOWN IN FIGURE 8.1.2. 
428 
MEMORY ADDRESS 
xi Xi Wi Wi c 
j+l 
n - nI - nI - n2 8, n 
0 0 0 0 0 
0 0 0 1 0 
0 0 1 0 0 
0 0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
0 1 1 1 0 
1 0 0 0 0 
1 0 0 1 0 
1 0 1 0 0 
1 0 1 1 0 
1 1 0 0 0 
1 1 0 1 0 
1 1 1 0 0 
1 1 1 1 0 
0 0 0 0 1 
0 0 0 1 1 
0 0 1 0 1 
0 0 1 1 1 
0 1 0 0 1 
0 1 0 1 1 
0 1 1 0 1 
0 1 1 1 1 
1 0 0 0 1 
1 0 0 1 1 
1 0 1 0 1 
1 0 1 1 1 
1 0 0 1 
1 0 1 1 















































































TABLE C6: CBFCS MEMORY FOIL THE REALIZATION OF THE FIRST 
PASSBAND ELEMENTAL FILTER -H 
p (z) OF THE EIGHTH- 
I 
ORDER BANDPASS FILTER (120Rz) IN CONFIGURATION 
(a) SHOWN IN FIGURE 8.1.2. 
42) 9 
MEMORY ADDRESS 
xi Xi Vj vi C, 
j+l 
n -, n - n1 n-2 8, n 
0 0 0 0 0 
0 0 1 0 
0 0 1 0 0 
0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
1 1 1 0 
1 0 0 0 0 
1 0 0 1 0 
1 0 1 0 0 
1 0 1 1 0 
1 1 0 0 0 
1 1 0 1 0 
1 1 0 0 
.1 1 1 0 
0 0 0 o I 
0 0 0 1 1 
0 0 1 0 1 
0 0 1 1 1 
0 1 0 0 1 
0 1 0 1 1 
0 1 1 0 1 
0 1 1 1 1 
1 0 , 0 0 1 
1 0 0 1 1 
1 0 1 0 1 
1 0 1 1 1 
1 0 0 
1 0 1 










































































TABLE C7: CBFCS MEMORY FOR THE REALIZATION 
PASSBAND ELEMENTAL FILTER 11 p (z) 
2 
ORDER BANDPASS FILTEh (120Hz) IN 
(a) SHOWN IN FIGURE 8.1.2. 
OF THE SECUND 




xi xi UL ui c 
j+l 
n n-I n1 - n2 B, n 
0 0 0 0 0 
0 0 0 1 0 
0 0 1 0 0 
0 0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
0 1 1 1 0 
1 0 0 0 0 
1 0 0 1 0 
1 0 1 0 0 
1 0 1 1 0 
1 1 0 0 0 
1 1 0 1 0 
1 0 0 
1 1 0 
0 0 0 0 1 
0 0 0 1 1 
0 0 1 0 1 
0 0 1 1 1 
0 1 0 0 1 
0 1 0 1 1 
0 1 1 0 1 
0 1 1 1 1 
1 0 0 0 1 
1 0 0 1 1 
1 0 1 0 1 
1 0 1 1 1 
1 1 0 0 1 
1 1 0 1 1 















































































TABLE C8: CBFCS MEMORY FOR THE REALIZATION OF THE UPPER 
TRANSITION SECOND-OILDER ELEMENTAL FILTLIC -H 
T (Z) 
WITH TRANSITION SAMILE VALUE Wn- 0-5 IN 
CONFIGMUTION (a) FOIL THE EIGHTII-ORDER BANDPASS 
FILTER (1201[z) SHOWN IN FIGURE 8.1.2. 
431 
MEMORY ADDRESS 
xi xi yL yi c 
j+l 
n n-I nI n2 8, n 
0 0 0 0 0 
0 0 0 1 0 
0 0 1 0 0 
0 0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
0 1 1 1 0 
1 0 0 0 0 
1 0 0 1 0 
1 0 1 0 0 
1 0 1 1 0 
1 1 0 0 0 
1 1 0 1 0 
1 1 1 0 0 
1 1 1 1 0 
0 0 0 0 1 
0 0 0 1 1 
0 0 1 0 1 
0 0 1 1 1 
0 1 0 0 1 
0 1 0 1 1 
0 1 1 0 1 
0 1 1 1 1 
1 0 0 0 1 
1 0 0 1 1 
1 0 1 0 1 
1 0 1 1 1 
1 1 0 0 1 
1 1 0 1 1 


























































































TABLE C9: CBFCS MEMORY FOR THE REALIZATION OF TIIL LOVIElt 
ThANSITION SECOND-ORDEIL ELEMINTAL FILTER 11 T (Z) I 
WITH TRANSITION SAMPLE VALUE Wn -0.4149780277 
IN CONFIGURATION (a) FOIL THE EIGHTH-ORDER 
BANDPASS FILTER (12101liz) SHOWN IN FIGURE 8.1.2. 
432 
MIEI-WILY ADIATSS 
xi vi wi ci 
1 
n-1 n-1 11-2 8, n 
0 0 0 
0 0 0 1 0 
0 0 1 0 0 
0 0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
0 1 0 
1 0 0 
1 0 0 1 0 
1 0 1 0 0 
0 1 1 0 
0 0 0 
0 1 0 
1 0 0 
1 1 0 
0 0 0 0 
0 0 0 1 
0 0 0 
0 0 1 
0 1 0 0 1 
0 
0 0 0 










'Y 'T IM1110111 CONTIN 
IISB 
0000 () 000 
11100 () 00 
00110011 
00010i00 




























0011 () 101 
00000000 







1 () 0000 
1000001 
00010100 



















1110 () 001 
1 O'l 10101 
TABLE CIO: CBFCS MEMORY FOR THE REALIZATION OF THE FIRST 
PASSBAND ELEMENTAL FILTER -11 
1, (z) OF THE EIGHTH-. 
ORDER BANDPASS FILTER (12011z) IN CONFIGURAT10N 






n-1 n-1 n-f)- 8, n 
0 0 0 0 0 
o 0 0 1 0 
0 1 0 0 
0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
0 1 1 1 0 
1 0 0 0 0 
1 0 0 1 6 
1 0 1 0 0 
1 0 1 1 0 
1 1 0 0 0 
1 1 0 1 0 
1 1 1 0 0 
1 1 1 1 0 
0 0 0 o I 
0 0 0 1 1 
0 0 1 0 1 
0 0 1 1 1 
0 1 0 0 1 
-. 
0 1 0 1 1 
0 1 1 0 1 
0 1 1 1 1 
1 0 0 0 1 
1 0 0 1 1 
1 0 1 0 1 
1 0 1 1 1 
1 1 0 0 1 
I 1 0 1 1 















































































TABLE C11: - CBFCS MEMORY FOIL THE REALIZATION OF TIJE 
SECOND PASSBAND ELEMENTAL FILTER OP 2 
THE EIGHTH-ORDER IUNDPASS FILTER (12011z) 
IN CONFIGUIUTION (a) SHOWN IN FIGURE 8.1.2 
431, 
MEMORY ADDRESS 
xi Xi uj Ili c 
j+l 
n - nI _ nI - n2 8, n 
0 0 0 0 0 
0 0 0 1 0 
0 0 1 0 0 
0 0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
0 1 1 1 
1 0 0 0 0 
1 0 0 1 0 
1 0 1 0 0 
1 0 1 1 0 
1 0 0 0 
1 0 1 0 
1 1 0 0 
1 1 1 0 
0 0 0 0 1 
0 0 0 1 1 
0 0 1 0 1 
0 0 1 1 1 
0 1 0 0 1 
0 1 0 1 1 
0 1 1 0 1 
0 1 1 1 1 
1 0 0 0 1 
1 0 0 1 1 
1 0 1 0 1 
1 0 1 1 1 
1 0 0 1 
1 0 1 1 




















































































TABLE C12: CBFCS, MEMORY FOR THE REALIZAT10N OF THE UPPER 
TRANSITION SECOND-ORDER ELEMENTAL FILTER-11 T (Z) 
11 
WITH TRANSITION SAMPLE VALUE Wn =- 0.414'Q780277 
IN CONFIGURATION (a) FOR THE EIGHT11-OLDElt 
BANDPASS FILTEh (10"OHz) SHOWN IN FIGME 8.1.2 
435 
MEMORY ADDRESS 
xi xi yL yL c 
j+l 
n n-I n1 n2 8, n 
0 0 0 0 0 
0 0 0 1 0 
0 0 1 0 0 
0 0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
0 1 1 1 0 
1 0 0 0 0 
0 0 1 0 
0 1 0 0 
1 0 1 1 0 
1 1 0 0 0 
1 1 0 1 0 
1 1 0 0 
1 1 1 0 
0 0 0 0 1 
0 0 0 1 1 
0 0 1 0 1 
0 0 1 1 1 
0 1 0 0 1 
0 1 0 1 1 
0 1 1 0 1 
0 1 1 1 1 
1 0 0 0 1 
1 0 0 1 1 
1 0 1 0 1 
1 0 1 1 1 
1 0 0 1 
1 0 1 1 



















































































TABLE C13: CBFCS MEMORY FOIL THE REALIZATION OF THE LOWER 
TRANSITION SECOND-ORDER ELEMENTAL FILTER It 
T (z) 
I 
WITH TRANSITION SAMPLE VALUE Wný0.453125 
IN CONFIGURATION (b) FOR THE EIGHTII-ORDElt 
BANDPASS FILTER (11111z) SHOWN IN FIGURE 8.1.2 
It 36 
MEMORY ADDRESS 
xi xi Wi Wi c 
j+l 
n n-I - nI - n2 8, n 
0 0 0 0 0 
0 0 0 1 0 
0 0 1 0 0 
0 0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
0 1 1 1 0 
1 0 0 0 0 
1 0 0 1 0 
1 0 1 0 0 
1 0 1 1 0 
1 1 0 0 0 
1 1 0 1 0 
1 1 1 0 0 
1 1 1 1 0 
0 0 0 0 1 
0 0 0 1 1 
0 0 1 0 1 
0 0 1 1 1 
0 1 0 0 1 
0 1 0 1 1 
0 1 0 1 
0 1 1 1 
1 0 0 0 1 
1 0 0 1 1 
1 0 1 0 1 
1 0 1 1 1 
1 0 0 1 
1 0 1 1 
1 0 1 



















































































TABLE C14: CBFCS MEMORY FOR THE REALIZAT10N 
PASSBAND ELEMENTAL FILTER -11 
p (Z) 
I 
ODWER BANDPASS FILTER (IM11z) IN 
OF THE FIRST 
OF ME EIGIITII- 
CONFIGURATION 




i i c 
j+l 
n n-I n-I n-2 8, n 
0 0 0 0 0 
0 0 0 1 0 
0 0 1 0 0 
0 0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
0 1 1 1 0 
1 0 0 0 0 
1 0 0 1 0 
1 0 1 0 0 
1 0 1 1 0 
1 0 0 0 
1 0 1 0 
1 0 0 
1 1 0 
0 0 0 0 1 
0 0 0 1 1 
0 0 1 0 1 
0 0 1 1 1 
0 1 0 0 1 
0 1 0 1 1 
0 1 1 0 1 
0 1 1 1 1 
1 0 0 0 1 
1 0 0 1 1 
1 0 1 0 1 
1 0 1 1 
1 1 0 0 
1 1 0 1 







































































100000 () I 
10000000 
10000001 
TABLE C15: CBFCS MEMORY FOR THE REALIZATION OF TIIE 
SECOND PASSBAND ELEMENTAL FILTER Ilp(z) OF 2 
THE EIGHTH-ORDER BANDPASS FILTER (IMHz) 
IN CONFIGURATI ON (b) SHOWN IN FIGITHE 8.1.2 
ý, ýB 
MEMORY ADDRESS 
xi xi ui UL c 
j+l 
n n-I n-1 n2 8, n 
0 0 0 0 0 
0 0 0 1 0 
0 0 1 0 0 
0 0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
0 1 1 1 0 
1 0 0 0 0 
1 0 0 1 0 
1 0 1 0 0 
1 0 1 1 0 
1 0 0 0 
1 0 1 0 
1 0 0 
1 1 0 
0 0 0 0 1 
0 0 0 1 1 
0 0 1 0 1 
0 0 1 1 1 
0 1 0 0 1 
0 1 0 1 1 
0 1 1 0 1 
0 1 1 1 1 
1 0 0 0 1 
1 0 0 1 1 
1 0 1 0 1 
1 0 1 1 1 
1 0 0 1 
1 0 1 1 


















































































1 () 000000 
TABLE c16: CBFCS MEMORY FOIL THE REALIZATION OF THE UPPER 
TILANSITION SECOND-ORDER ELEMENTAL FILTER -11 
T(z) 
u 
WITH TRANSITION SAMPLE VALUE Wn-0.453125 
IN CONFIGURATION (b) FOR THE ElGHTH-ORDER 
BANDPASS FILTER (Mllz) S11014N IN FIGURE 8.1.2 
431) 
MEMORY ADDRESS 
xi xi i 
i c j+l 
n n-I n-I n-2 8, n 
0 0 0 0 0 
0 0 0 1 0 
0 0 1 0 0 
0 0 1 1 0 
0 1 0 0 0 
0 1 0 1 0 
0 1 1 0 0 
0 1 1 1 0 
1 0 0 0 0 
1 0 0 1 0 
1 0 1 0 0 
1 0 1 1 0 
1 1 0 0 0 
1 1 0 1 0 
1 1 0 0 
1 1 1 0 
0 0 0 0 1 
0 0 0 1 1 
0 0 1 0 1 
0 0 1 1 1 
1 0 0 1 
0 1 0 1 1 
0 1 1 0 1 
0 1 1 1 1 
1 0 0 0 1 
1 0 0 1 1 
1 0 1 0 1 
1 0 1 1 1 
1 1 0 0 1 
1 1 0 1 1 
1 0 1 


















































































10110 () 01 
11110011 
TABLE C17: CBFCS MEMORY FOIL A SECUND-Olt, I)ER ELEMENTAL 
FILTER CENTRED AT 100010011Z. 
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